A fast pipelined multi-mode DES architecture operating in IP representation
暂无分享,去创建一个
[1] Eli Biham,et al. Differential Fault Analysis of Secret Key Cryptosystems , 1997, CRYPTO.
[2] Dirk Fox,et al. Advanced Encryption Standard (AES) , 1999, Datenschutz und Datensicherheit.
[3] Steven Trimberger,et al. A 12 Gbps DES Encryptor/Decryptor Core in an FPGA , 2000, CHES.
[4] Mitsuru Matsui,et al. Linear Cryptanalysis Method for DES Cipher , 1994, EUROCRYPT.
[5] Jean-Didier Legat,et al. Efficient Uses of FPGAs for Implementations of DES and Its Experimental Linear Cryptanalysis , 2003, IEEE Trans. Computers.
[6] Jean-Jacques Quisquater,et al. Exhaustive Key Search of the DES: Updates and Refinements , 2005 .
[7] Jan-Åke Larsson,et al. Key Management , 2006, Encyclopedia of Multimedia.
[8] Bruno Robisson,et al. DPA on quasi delay insensitive asynchronous circuits: concrete results , 2004 .
[9] Eli Biham,et al. Differential cryptanalysis of DES-like cryptosystems , 1990, Journal of Cryptology.
[10] Alfred Menezes,et al. Handbook of Applied Cryptography , 2018 .
[11] Odysseas G. Koufopavlou,et al. VLSI implementations of the triple-DES block cipher , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.
[12] Mike Bond,et al. Experience Using a Low-Cost FPGA Design to Crack DES Keys , 2002, CHES.
[13] Martin E. Hellman,et al. On the security of multiple encryption , 1981, CACM.
[14] Francis Olivier,et al. Electromagnetic Analysis: Concrete Results , 2001, CHES.
[15] Siva Sai Yerubandi,et al. Differential Power Analysis , 2002 .