Design metrics for blind ADC-based wireline receivers

ADC-based receivers use an ADC in the front end to convert the incoming signal to digital where significant equalization can be done in digital domain. These receivers can be classified as phase-tracking and blind architectures. In the former, the VCO phase is controlled through a feedback loop so as to sample the received data in the middle of the data eye. In the latter, the received signal is sampled with a blind clock, i.e. not in a loop, and the data at the center is obtained by data processing techniques such as data interpolation and extrapolation. This paper compares the two architectures in terms of their design complexity and cost, and derives equations that relate the required ADC resolution to channel loss and to the characteristics of the FFE/DFE that follow the ADC.

[1]  Hirotaka Tamura,et al.  A 5-Gb/s ADC-Based Feed-Forward CDR in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[2]  Wei Zhang,et al.  A 500 mW ADC-Based CMOS AFE With Digital Calibration for 10 Gb/s Serial Links Over KR-Backplane and Multimode Fiber , 2010, IEEE Journal of Solid-State Circuits.

[3]  Paul Voois,et al.  A 40nm CMOS single-chip 50Gb/s DP-QPSK/BPSK transceiver with electronic dispersion compensation for coherent optical channels , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  Thomas Krause,et al.  A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Takuji Yamamoto,et al.  A fractional-sampling-rate ADC-based CDR with feedforward architecture in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  K. Mueller,et al.  Timing Recovery in Digital Synchronous Data Receivers , 1976, IEEE Trans. Commun..

[7]  Jaeha Kim,et al.  Equalizer Design and Performance Trade-Offs in ADC-Based Serial Links , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Hirotaka Tamura,et al.  A combined anti-aliasing filter and 2-tap FFE in 65-nm CMOS for 2× blind 2–;10 Gb/s ADC-based receivers , 2010, IEEE Custom Integrated Circuits Conference 2010.

[9]  Hirotaka Tamura,et al.  A 5Gb/s speculative DFE for 2x blind ADC-based receivers in 65-nm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[10]  Yoshiyasu Doi,et al.  A 5Gb/s transceiver with an ADC-based feedforward CDR and CMA adaptive equalizer in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[11]  Hirotaka Tamura,et al.  An Adaptation Engine for a 2x Blind ADC-Based CDR in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[12]  Hirotaka Tamura,et al.  A Blind Baud-Rate ADC-Based CDR , 2013, IEEE Journal of Solid-State Circuits.