Elimination of stress induced dislocation in deep Poly Sinker LDMOS technology

Abstract This work investigates the leakage current of power LDMOS (laterally diffused metal–oxide–semiconductor) transistors with deep poly sinker, and the leakage shows a certain wafer map distribution with most of the failed dies located at the center area. It is found that the leakage current is mainly caused by the stress-induced dislocations close to the deep poly sinker. The relationship between the stress-induced dislocation (SID) and the wafer warpage is studied. Experimental results show the dislocation and the resulting leakage current can be effectively eliminated, by either modifying the device layout or optimizing the fabrication process of the poly sinker.

[1]  J. Sleight,et al.  Stress induced defects and transistor leakage for shallow trench isolated SOI , 1999, IEEE Electron Device Letters.

[2]  Shuming Xu,et al.  Low voltage NexFET with record low figure of merit , 2012, 2012 Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[3]  Hiroshi Iwai,et al.  Three-dimensional mechanical stress analysis of trench isolation along {111} gliding planes , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[4]  J. D. Mis,et al.  Stress-induced dislocations in silicon integrated circuits , 1992, IBM J. Res. Dev..

[5]  Z. John Shen,et al.  Advanced Low-Voltage Power MOSFET Technology for Power Supply in Package Applications , 2013, IEEE Transactions on Power Electronics.

[6]  Cheon Soo Kim,et al.  Trenched sinker LDMOSFET (TS-LDMOS) structure for high power amplifier application above 2 GHz , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[7]  John Shen,et al.  NexFET generation 2, new way to power , 2011, 2011 International Electron Devices Meeting.

[8]  Changjun Lee,et al.  Process-induced charge trapping and junction breakdown instability in deep trench isolation for high voltage Smart Power IC process , 2012, 2012 IEEE International Conference on Electron Devices and Solid State Circuit (EDSSC).

[9]  Gwan-Hyeob Koh,et al.  Anomalous junction leakage current induced by STI dislocations and its impact on dynamic random access memory devices , 1999 .

[10]  S. Liao,et al.  Junction leakage induced by silicon dislocation in a 0.13 micron logic process , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[11]  Said Hamdioui,et al.  A Schematic-Based Extraction Methodology for Dislocation Defects in Analog/Mixed-Signal Devices , 2011, 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems.

[12]  J. Noquil,et al.  Integration of power semiconductors devices: Synchronous buck converters in a package , 2012, 2012 Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[13]  Shuming Xu,et al.  NexFET a new power device , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).