SuperSim: Extensible Flit-Level Simulation of Large-Scale Interconnection Networks
暂无分享,去创建一个
[1] Deborah K. Weisser,et al. Age-based packet arbitration in large-radix k-ary n-cubes , 2007, Proceedings of the 2007 ACM/IEEE Conference on Supercomputing (SC '07).
[2] William J. Dally,et al. Technology-Driven, Highly-Scalable Dragonfly Topology , 2008, 2008 International Symposium on Computer Architecture.
[3] Niraj K. Jha,et al. GARNET: A detailed on-chip network model inside a full-system simulator , 2009, 2009 IEEE International Symposium on Performance Analysis of Systems and Software.
[4] William J. Dally,et al. Microarchitecture of a high radix router , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).
[5] William J. Dally,et al. Flattened butterfly: a cost-efficient topology for high-radix networks , 2007, ISCA '07.
[6] Somayeh Sardashti,et al. The gem5 simulator , 2011, CARN.
[7] William J. Dally,et al. Adaptive Routing in High-Radix Clos Network , 2006, ACM/IEEE SC 2006 Conference (SC'06).
[8] Nan Jiang,et al. A detailed and flexible cycle-accurate Network-on-Chip simulator , 2013, 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).
[9] W. Dally,et al. Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[10] Torsten Hoefler,et al. Cost-effective diameter-two topologies: analysis and evaluation , 2015, SC15: International Conference for High Performance Computing, Networking, Storage and Analysis.
[11] Nick McKeown,et al. Matching output queueing with a combined input/output-queued switch , 1999, IEEE J. Sel. Areas Commun..
[12] Torsten Hoefler,et al. Slim Fly: A Cost Effective Low-Diameter Network Topology , 2014, SC14: International Conference for High Performance Computing, Networking, Storage and Analysis.
[13] Keith D. Underwood,et al. The structural simulation toolkit: exploring novel architectures , 2006, SC.
[14] Jung Ho Ahn,et al. HyperX: topology, routing, and packaging of efficient large-scale networks , 2009, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis.
[15] John Kim,et al. Overcoming far-end congestion in large-scale networks , 2015, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA).
[16] Charles Clos,et al. A study of non-blocking switching networks , 1953 .
[17] Robert B. Ross,et al. CODES: Enabling Co-Design of Multi-Layer Exascale Storage Architectures , 2011 .
[18] Laxmikant V. Kalé,et al. Evaluating HPC Networks via Simulation of Parallel Workloads , 2016, SC16: International Conference for High Performance Computing, Networking, Storage and Analysis.
[19] William J. Dally,et al. The torus routing chip , 2005, Distributed Computing.
[20] William J. Dally,et al. The BlackWidow High-Radix Clos Network , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).
[21] Charles L. Seitz,et al. The cosmic cube , 1985, CACM.
[22] Rudolf Hornig,et al. An overview of the OMNeT++ simulation environment , 2008, Simutools 2008.