An FPGA Implementation of a Polychronous Spiking Neural Network with Delay Adaptation

We present an FPGA implementation of a re-configurable, polychronous spiking neural network with a large capacity for spatial-temporal patterns. The proposed neural network generates delay paths de novo, so that only connections that actually appear in the training patterns will be created. This allows the proposed network to use all the axons (variables) to store information. Spike Timing Dependent Delay Plasticity is used to fine-tune and add dynamics to the network. We use a time multiplexing approach allowing us to achieve 4096 (4k) neurons and up to 1.15 million programmable delay axons on a Virtex 6 FPGA. Test results show that the proposed neural network is capable of successfully recalling more than 95% of all spikes for 96% of the stored patterns. The tests also show that the neural network is robust to noise from random input spikes.

[1]  André van Schaik,et al.  An aVLSI programmable axonal delay circuit with spike timing dependent delay adaptation , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[2]  João Eduardo Kögler,et al.  Bistable memory and binary counters in spiking neural network , 2011, 2011 IEEE Symposium on Foundations of Computational Intelligence (FOCI).

[3]  Johannes Schemmel,et al.  Is a 4-Bit Synaptic Weight Resolution Enough? – Constraints on Enabling Spike-Timing Dependent Plasticity in Neuromorphic Hardware , 2012, Front. Neurosci..

[4]  R. Fields,et al.  Control of Myelination by Specific Patterns of Neural Impulses , 1998, The Journal of Neuroscience.

[5]  Patrick Camilleri,et al.  Robust Working Memory in an Asynchronously Spiking Neural Network Realized with Neuromorphic VLSI , 2011, Frontiers in Neuroscience.

[6]  Yong Liu,et al.  A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[7]  Bernabé Linares-Barranco,et al.  Inter-spike-intervals analysis of AER Poisson-like generator hardware , 2007, Neurocomputing.

[8]  Samy Bengio,et al.  Delay learning and polychronization for reservoir computing , 2008, Neurocomputing.

[9]  Andre van Schaik,et al.  An analogue VLSI implementation of polychromous spiking neural networks , 2011, 2011 Seventh International Conference on Intelligent Sensors, Sensor Networks and Information Processing.

[10]  Eugene M. Izhikevich,et al.  Polychronization: Computation with Spikes , 2006, Neural Computation.

[11]  H. Swadlow.  Efferent neurons and suspected interneurons in motor cortex of the awake rabbit: axonal properties, sensory receptive fields, and subthreshold synaptic inputs. , 1994, Journal of neurophysiology.

[12]  Dharmendra S. Modha,et al.  A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[13]  Steve B. Furber,et al.  The Leaky Integrate-and-Fire neuron: A platform for synaptic model exploration on the SpiNNaker chip , 2010, The 2010 International Joint Conference on Neural Networks (IJCNN).

[14]  Giacomo Indiveri,et al.  A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.

[15]  Tobi Delbrück,et al.  CAVIAR: A 45k Neuron, 5M Synapse, 12G Connects/s AER Hardware Sensory–Processing– Learning–Actuating System for High-Speed Visual Object Recognition and Tracking , 2009, IEEE Transactions on Neural Networks.

[16]  Daniele Marinazzo,et al.  Causality and communities in neural networks , 2007, ESANN.

[17]  L. R. Stanford,et al.  Conduction velocity variations minimize conduction time differences among retinal ganglion cell axons. , 1987, Science.

[18]  H. Swadlow.  Physiological properties of individual cerebral axons studied in vivo for as long as one year. , 1985, Journal of neurophysiology.

[19]  Yannick Bornat,et al.  FPGA-based architecture for real-time synaptic plasticity computation , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[20]  Andreas Thiel,et al.  Delay adaptation in the nervous system , 2000, Neurocomputing.

[21]  Kwabena Boahen,et al.  Point-to-point connectivity between neuromorphic chips using address events , 2000 .

[22]  Kwabena Boahen.  NEUROGRID: Emulating a million neurons in the cortex , 2010, Neuroscience Research.

[23]  Andrew S. Cassidy,et al.  Design of a one million neuron single FPGA neuromorphic system for real-time multimodal scene analysis , 2011, 2011 45th Annual Conference on Information Sciences and Systems.

[24]  Giacomo Indiveri,et al.  Frontiers in Neuromorphic Engineering , 2011, Front. Neurosci..

[25]  Wulfram Gerstner,et al.  A neuronal learning rule for sub-millisecond temporal coding , 1996, Nature.