A 1 GHz CMOS current-folded direct digital RF quadrature modulator

This paper describes a CMOS current-folded direct digital RF quadrature modulator, which uses two 10-bit linear interpolation current steering digital-to-analog converters (DACs) and two current-folded double-balanced mixers. The attenuation of the DAC image components is significantly increased with linear interpolation, and the reconstruction filter is therefore eliminated. The DAC baseband differential current signals are fed to the mixer by current-folded structures, which realize the low voltage design and improve the linearity of the modulated RF signal. The chip has been implemented with a 0.35 /spl mu/m, double-poly and triple-metal CMOS process.

[1]  L.E. Larson,et al.  Digital-IF WCDMA handset transmitter IC in 0.25-/spl mu/m SiGe BiCMOS , 2004, IEEE Journal of Solid-State Circuits.

[2]  Yijun Zhou,et al.  A highly integrated CMOS direct digital RF quadrature modulator , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[3]  Tsuneo Tsukahara,et al.  A 2 V 2 GHz Si-bipolar direct-conversion quadrature modulator , 1994 .

[4]  M. Muraguchi,et al.  A 2 V 2 GHz Si-bipolar direct-conversion quadrature modulator , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[5]  Lawrence E. Larson,et al.  Digital-IF WCDMA handset transmitter IC in 0.25-μm SiGe BiCMOS , 2004 .

[6]  Jiren Yuan,et al.  An 8-bit 100-MHz CMOS linear interpolation DAC , 2003, IEEE J. Solid State Circuits.

[7]  C. S. Wong.  A 3-V GSM baseband transmitter , 1999 .