Exploring Optimized Hadamard Methods to Design Energy-Efficient SATD Architectures

State-of-the-art video coding tools are submitted to severe performance and energy consumption requirements resulting from high complexity of video standards and from limited energy budgets of portable mobile devices. While providing most of the compression gains, inter frame and intra frame prediction techniques are the most demanding steps, since they compare a huge number of blocks. In such a process, the similarity metric employed affects both the quality of compression and the calculation effort. In this paper we propose the use of Hadamardbased Sum of Absolute Transformed Differences (SATD), in replacement of the traditionally used Sum of Absolute Differences (SAD), as a means of improving the efficiency of video coding. To allow that we explore two Hadamard Transform methods to design efficient SATD architectures, one using the Fast Hadamard Transform (FHT) but terfly and another one using the so-called Transform-Exempted (TE) SATD algorithm. Those methods were com bined with architectural decisions (full parallelism, full parallelism with pipelining or multi-cycling) to build a total of six Hadamard-based SATD architectures that were synthesized for a commercial 45nm standard cell library for two operating frequencies. The architectures were simulated with pixel block data to obtain realistic dynamic power and energy estimates. The TE-SATD architectures achieved the lowest energy results: down to 13.13 pJ/ SATD in the case of parallel architecture with pipeline. However, considering also the area results when evaluating energy, the best results are given by both methods using multi-cycling (transpose buffer): nearly 20.75 pJ/ SATD with up to 63.54% smaller area compared with fully parallel architectures.

[1]  Hung-Chi Fang,et al.  Parallel 4/spl times/4 2D transform and inverse transform architecture for MPEG-4 AVC/H.264 , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[2]  Iain E. G. Richardson,et al.  The H.264 Advanced Video Compression Standard , 2010 .

[3]  S. Bampi,et al.  Design space exploration on the H.264 4/spl times/4 Hadamard transform , 2005, 2005 NORCHIP.

[4]  Narendra V. Shenoy,et al.  Retiming: Theory and practice , 1997, Integr..

[5]  David Flynn,et al.  HEVC Complexity and Implementation Analysis , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[6]  Sergio Bampi,et al.  Synthesis and comparison of low-power high-throughput architectures for SAD calculation , 2011, 2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS).

[7]  Ce Zhu,et al.  Transform-Exempted Calculation of Sum of Absolute Hadamard Transformed Differences , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[8]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[9]  Lai-Man Po,et al.  Transform-Domain Fast Sum of the Squared Difference Computation for H.264/AVC Rate-Distortion Optimization , 2007, IEEE Transactions on Circuits and Systems for Video Technology.

[10]  Chih-Peng Fan,et al.  Fast center weighted hadamard transform algorithms , 1998 .

[11]  J. Yang,et al.  Computation reduction for intra 4x4 mode decision with SATD criterion in H.264/AVC , 2007 .

[12]  Anantha Chandrakasan,et al.  Quad Full-HD transform engine for dual-standard low-power video coding , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[13]  Jar-Ferr Yang,et al.  Fixed-Pipeline Two-Dimensional Hadamard Transform Algorithms , 1997, IEEE Trans. Signal Process..

[14]  Gary J. Sullivan,et al.  Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[15]  Bruno George de Moraes,et al.  Evaluating the Impact of Architectural Decisions on the Energy Efficiency of FDCT/IDCT Configurable IP Cores , 2012 .

[16]  Zhan Ma,et al.  Fast Intra Prediction for High Efficiency Video Coding , 2012, PCM.

[17]  Indrajit Chakrabarti,et al.  Motion Estimation for Video Coding - Efficient Algorithms and Architectures , 2015, Studies in Computational Intelligence.

[18]  Liang-Gee Chen,et al.  Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[19]  Jechang Jeong,et al.  Fast Intra Mode Decision Algorithm Using the Sum of Absolute Transformed Differences , 2011, 2011 International Conference on Digital Image Computing: Techniques and Applications.

[20]  José Luís Almada Güntzel,et al.  Energy-efficient Hadamard-based SATD architectures , 2014, 2014 27th Symposium on Integrated Circuits and Systems Design (SBCCI).

[21]  H. Andrews,et al.  Hadamard transform image coding , 1969 .