Generation of Accurate Reference Current for Data Sensing in High-Density Memories by Averaging Multiple Pairs of Dummy Cells

Methods to generate an accurate reference current by averaging multi-pair dummy cells' currents for distinguishing the data in sense amplifiers (S/As) of a large scale memory with resistance change cell is presented and analyzed. The predicted characteristics are confirmed by comparing them with measurement results of the functionalities and the retention time distributions in a floating body random access memory (FBRAM). The methods are found to be especially effective in situations where signals are seriously degraded such as in sensing the signals of tail bit cells in retention time distributions, making the retention time performance of the FBRAM improved drastically. The sense amplifiers which can accommodate the dummy cell averaging methods are identified to find a necessary condition for a S/A to afford the methods.

[1]  Shoji Ikeda,et al.  A 32-Mb SPRAM With 2T1R Memory Cell, Localized Bi-Directional Write Driver and `1'/`0' Dual-Array Equalized Reference Scheme , 2010, IEEE Journal of Solid-State Circuits.

[2]  T. Ohsawa,et al.  Design of a 128-mb SOI DRAM using the floating body cell (FBC) , 2006, IEEE Journal of Solid-State Circuits.

[3]  Akihiro Nitayama,et al.  Operation voltage dependence of memory cell characteristics in fully depleted floating-body cell , 2005, IEEE Transactions on Electron Devices.

[4]  Chang Hua Siau,et al.  A 0.13µm 64Mb multi-layered conductive metal-oxide memory , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[5]  Ki-Whan Song,et al.  A 31 ns Random Cycle VCAT-Based 4F $^{2}$ DRAM With Manufacturability and Enhanced Cell Efficiency , 2010, IEEE Journal of Solid-State Circuits.

[6]  Don Weiss,et al.  A 2ns-read-latency 4Mb embedded floating-body memory macro in 45nm SOI technology , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  R. Ranica,et al.  An 8 Mbit DRAM design using a 1 Tbulk cell , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[8]  Duane Mills,et al.  A 45nm 1Gb 1.8V phase-change memory , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[9]  T. Ohsawa,et al.  Memory design using one-transistor gain cell on SOI , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[10]  M.J. Declercq,et al.  Capacitorless 1T DRAM sensing scheme with automatic reference generation , 2006, IEEE Journal of Solid-State Circuits.

[11]  Yoshihiro Ueda,et al.  A 64Mb MRAM with clamped-reference and adequate-reference schemes , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[12]  Akihiro Nitayama,et al.  Scaling scenario of floating body cell (FBC) suppressing Vth variation due to random dopant fluctuation , 2008, 2008 IEEE International SOI Conference.

[13]  Richard C. Jaeger,et al.  A high-speed clamped bit-line current-mode sense amplifier , 1991 .

[14]  H.J. Kim,et al.  Fully integrated 64 Kb MRAM with novel reference cell scheme , 2002, Digest. International Electron Devices Meeting,.

[15]  T. Sakata,et al.  A robust array architecture for a capacitorless MISS tunnel-diode memory , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[16]  Jean-Michel Sallese,et al.  A SOI capacitor-less 1T-DRAM concept , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).

[17]  Changsik Yoo,et al.  A 2.5-V, 333-Mb/s/pin, 1-Gbit, double-data-rate synchronous DRAM , 1999 .

[18]  H. J. Boll,et al.  Optimization of the latching pulse for dynamic flip-flop sensors , 1974 .