Computationally efficient locality-aware interconnection topology for multi-processor system-on-chip (MP-SoC)

This paper evaluates the Triplet Based Architecture, TriBA — a new idea in chip multiprocessor architectures and a class of Direct Interconnection Network (DIN). TriBA consists of a 2D grid of small, programmable processing units, each physically connected to its three neighbors so that advantageous features of group locality can be fully and efficiently utilized. Any communication model can be well characterized by locality properties and, any topology has its intrinsic, structural, locality characteristics. We propose a new criterion in performance evaluation that is based on the concept of locality in an interconnection network, the “lower layer complete connect”. Our proposed criterion depicts how completely a processing node is connected to all its neighbors. TriBA is compared with 2D Mesh and Binary Tree as static interconnection network. The comparison / evaluation is enumerated from three orthogonal view points, viz., computational speed, physical layout and cost. Our analysis concludes that TriBA is computationally efficient interconnection strategy that exploits group locality in processing nodes.

[1]  Ahmed Amine Jerraya,et al.  Programming models and HW-SW interfaces abstraction for multi-processor SoC , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[2]  Rainer Leupers,et al.  Multiprocessor Systems on Chip , 2011 .

[3]  Clark D. Thomborson,et al.  Generalized Connection Networks for Parallel Processor Intercommunication , 1978, IEEE Trans. Computers.

[4]  Magdy S. Abadir,et al.  Validating Power Architecture™ Technology-Based MPSoCs Through Executable Specifications , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Weixing Ji,et al.  A New Hierarchical Interconnection Network for Multi-core Processor , 2007, 2007 2nd IEEE Conference on Industrial Electronics and Applications.

[6]  Xiaoyan Hong,et al.  A Traffic-Aware Energy Efficient Routing Protocol for Wireless Sensor Networks , 2007, 2006 International Workshop on Computer Architecture for Machine Perception and Sensing.

[7]  Massoud Pedram,et al.  Architectural energy optimization by bus splitting , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Thomas N. Theis,et al.  The future of interconnection technology , 2000, IBM J. Res. Dev..

[9]  Dean M. Tullsen,et al.  Interconnections in multi-core architectures: understanding mechanisms, overheads and scaling , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[10]  Dean M. Tullsen,et al.  Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling , 2005, ISCA 2005.

[11]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[12]  Chung-Kuan Cheng,et al.  The Y-architecture: yet another on-chip interconnect solution , 2003, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003..

[13]  Dharma P. Agrawal,et al.  Performance of multiprocessor interconnection networks , 1989, Computer.

[14]  Pierre G. Paulin,et al.  System-on-chip beyond the nanometer wall , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[15]  M. Horowitz,et al.  How scaling will change processor architecture , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[16]  Partha Pratim Pande,et al.  Structured interconnect architecture: a solution for the non-scalability of bus-based SoCs , 2004, GLSVLSI '04.

[17]  Shi Feng,et al.  A New Routing Algorithm in Triple-Based Hierarchical Interconnection Network , 2006, First International Conference on Innovative Computing, Information and Control - Volume I (ICICIC'06).

[18]  Feng Shi,et al.  A Triplet-based Computer Architecture Supporting Parallel Object Computing , 2007, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP).

[19]  C. Lupu,et al.  Interconnection Locality and Group Locality , 2005, EUROCON 2005 - The International Conference on "Computer as a Tool".

[20]  Yuriy Sheynin,et al.  Complexity and low power issues for on-chip interconnections in MPSoC system level design , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[21]  Norman P. Jouppi,et al.  Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..

[22]  Hiroyuki Sugiyama,et al.  Diagonal routing in high performance microprocessor design , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[23]  Jung-Sheng Fu.  Hamiltonian-connectedness of the WK-recursive network , 2004, 7th International Symposium on Parallel Architectures, Algorithms and Networks, 2004. Proceedings..

[24]  Pedro López,et al.  Exploiting Wiring Resources on Interconnection Network: Increasing Path Diversity , 2008, 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP 2008).

[25]  Wayne H. Wolf,et al.  Multiprocessor Systems-on-Chips , 2004, ISVLSI.