Power--Aware Performance Adaptation of Concurrent Applications in Heterogeneous Many-Core Systems

Modern embedded systems execute multiple applications, both sequentially and concurrently. These applications are exercised on heterogeneous platforms generating varying power consumption and system workloads (CPU or memory intensive or both). As a result, determining the most energy-efficient system configuration (i.e. the number of parallel threads, their core allocations and operating frequencies) tailored for each kind of workload and application scenario is extremely challenging. In this paper, we propose a novel runtime optimization approach with the aim of achieving maximized power normalized performance considering dynamic variation of workload and application scenarios. Fundamental to this approach is a comprehensive study to investigate the tradeoffs between inter-application concurrency with performance and power consumption under different system configurations. Using real experimental measurements on an Odroid XU-3 heterogeneous platform with a number of PARSEC benchmark applications, we model power normalized performance (in terms of IPS/Watt) underpinning analytical power and performance models, derived through multivariate linear regression (MLR). Using these models, we show that with increasing number of concurrent CPU intensive applications show variable gains in IPS/Watt compared to the memory intensive applications in both sequential and concurrent application scenarios. Furthermore, we demonstrate that it is possible to continuously adapt system configuration through a low-cost and linear-complexity runtime algorithm, which can improve the IPS/Watt by up to 125% compared to the existing approach.

[1]  Coniferous softwood GENERAL TERMS , 2003 .

[2]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[3]  Andrew G. Schmidt,et al.  A Parallelizing Matlab Compiler Framework and Run Time for Heterogeneous Systems , 2015, 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conference on Embedded Software and Systems.

[4]  Kai Ma,et al.  Scalable power control for many-core architectures running multi-threaded applications , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).

[5]  Rabie Ben Atitallah,et al.  An Efficient Framework for Power-Aware Design of Heterogeneous MPSoC , 2013, IEEE Transactions on Industrial Informatics.

[6]  José Luis Núñez-Yáñez,et al.  Adaptive Voltage Scaling in a Dynamically Reconfigurable FPGA-Based Platform , 2012, TRETS.

[7]  Geoff V. Merrett,et al.  Adaptive energy minimization of embedded heterogeneous systems using regression-based learning , 2015, 2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[8]  Feng Zhao,et al.  Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[9]  Bharadwaj Veeravalli,et al.  Design of Fast and Efficient Energy-Aware Gradient-Based Scheduling Algorithms Heterogeneous Embedded Multiprocessor Systems , 2009, IEEE Transactions on Parallel and Distributed Systems.

[10]  Christian Bienia,et al.  PARSEC 2.0: A New Benchmark Suite for Chip-Multiprocessors , 2009 .

[11]  Alexandre Yakovlev,et al.  Studying the Interplay of Concurrency, Performance, Energy and Reliability with ArchOn -- An Architecture-Open Resource-Driven Cross-Layer Modelling Framework , 2014, 2014 14th International Conference on Application of Concurrency to System Design.

[12]  NabinaAtukem,et al.  Adaptive Voltage Scaling in a Dynamically Reconfigurable FPGA-Based Platform , 2012 .

[13]  Bashir M. Al-Hashimi,et al.  Soft Error-Aware Voltage Scaling Technique for Power Minimization in Application-Specific Multiprocessor System-on-Chip , 2009, J. Low Power Electron..

[14]  Xiaorui Wang,et al.  Exploring power-performance tradeoffs in database systems , 2010, 2010 IEEE 26th International Conference on Data Engineering (ICDE 2010).

[15]  Tor M. Aamodt,et al.  The Performance Potential for Single Application Heterogeneous Systems , 2009 .

[16]  Niraj K. Jha,et al.  Power-Efficient Scheduling for Heterogeneous Distributed Real-Time Embedded Systems , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Fei Xia,et al.  Power-Aware Performance Optimisation for Concurrent Many-Core Applications , 2016 .

[18]  Sumeet S. Kumar,et al.  Low Overhead Message Passing for High Performance Many-Core Processors , 2013, 2013 First International Symposium on Computing and Networking.

[19]  Daniel Mossé,et al.  Lucky Scheduling for Energy-Efficient Heterogeneous Multi-Core Systems , 2012, HotPower.

[20]  Fei Xia,et al.  Power-Normalized Performance Optimization of Concurrent Many-Core Applications , 2016, 2016 16th International Conference on Application of Concurrency to System Design (ACSD).