Improved subthreshold slope method for precise extraction of gate capacitive coupling coefficients in stacked gate and source-side injection flash memory cells

Abstract Existing subthreshold slope methods are shown to be far from accurate in extracting gate capacitive coupling coefficient α G in stacked gate flash memory cells. The origin of the error is systematically identified: (i) process variations induced mismatch and (ii) underlying bulk capacitive coupling. To alleviate such drawbacks, a new version of the subthreshold slope method at room temperature is established: α G =0.06( n f − α B )/ s f , where the subthreshold swing s f is from flash memory cells, the subthreshold slope factor n f is from dummy transistors via threshold voltage against source-to-substrate bias measurement, and the bulk coupling coefficient α B is from a linear extension of the dimensional dependencies in the literature. The resulting α G of around 0.55 again agrees consistently with those dependencies and once drain and source coupling experiment is performed, the relation of ∑ α i ≈1 is achieved for all involved coupling coefficients α i 's. The sidewall source-side injection flash memory cells are also investigated. With the improved method, this manufacturing process is proved free of process variations issue and is characterized with α G of 0.374 and fringing capacitance of 0.204 fF.

[1]  D. M. Kim,et al.  A new technique for measuring coupling coefficients and 3-D capacitance characterization of floating-gate devices , 1994 .

[2]  Constantin Papadas,et al.  New method for the extraction of the coupling ratios in FLOTOX EEPROM cells , 1993 .

[3]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[4]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[5]  S. C. Tsao,et al.  A novel high density contactless flash memory array using split-gate sources-side-injection cell for 5 V-only applications , 1994, Proceedings of 1994 VLSI Technology Symposium.

[6]  Tzuen-Hsi Huang,et al.  Dependence of current match on back-gate bias in weakly inverted MOS transistors and its modeling , 1996 .

[7]  B. Eitan,et al.  Analysis and modeling of floating-gate EEPROM cells , 1986, IEEE Transactions on Electron Devices.

[10]  M. Wada,et al.  Limiting factors for programming EPROM of reduced dimensions , 1980, 1980 International Electron Devices Meeting.

[12]  Ming-Jer Chen,et al.  A three-parameters-only MOSFET subthreshold current CAD model considering back-gate bias and process variation , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  F. Forti,et al.  Measurement of MOS current mismatch in the weak inversion region , 1994, IEEE J. Solid State Circuits.

[14]  L. Ravazzi,et al.  A novel method for the experimental determination of the coupling ratios in submicron EPROM and flash EEPROM cells , 1990, International Technical Digest on Electron Devices.

[16]  M. Wong,et al.  Analysis of the subthreshold slope and the linear transconductance techniques for the extraction of the capacitance coupling coefficients of floating-gate devices , 1992, IEEE Electron Device Letters.

[17]  K. Prall,et al.  Characterization and suppression of drain coupling in submicrometer EPROM cells , 1987, IEEE Transactions on Electron Devices.

[18]  P. Shah,et al.  A new technique for determining the capacitive coupling coefficients in flash EPROMs , 1992, IEEE Electron Device Letters.

[19]  L. Albani,et al.  Bias and W/L dependence of capacitive coupling coefficients in floating gate memory cells , 2001 .

[20]  Ping Guo,et al.  Methodology of parameter and coupling ratio extraction for source side injection (SSI) flash cell , 2001, 2001 6th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.01EX443).