Pulse-stream VLSI neural networks mixing analog and digital techniques

The pulse-stream technique, which represents neural states as sequences of pulses, is reviewed. Several general issues are raised, and generic methods appraised, for pulsed encoding, arithmetic, and intercommunication schemes. Two contrasting synapse designs are presented and compared. The first is based on a fully analog computational form in which the only digital component is the signaling mechanism itself-asynchronous, pulse-rate encoded digital voltage pulses. In this circuit, multiplication occurs in the voltage/current domain. The second design uses more conventional digital memory for weight storage, with synapse circuits based on pulse stretching. Integrated circuits implementing up to 15000 analog, fully programmable synaptic connections are described. A demonstrator project is described in which a small robot localization network is implemented using asynchronous, analog, pulse-stream devices.

[1]  Alan F. Murray,et al.  Asynchronous VLSI neural networks using pulse-stream arithmetic , 1988 .

[2]  Alan F. Murray,et al.  A Novel Computational and Signalling Method for VLSI Neural Networks , 1987, ESSCIRC '87: 13th European Solid-State Circuits Conference.

[3]  S. Park,et al.  Voltage-controlled linear resistor by two MOS transistors and its application to active RC filter MOS integration , 1984, Proceedings of the IEEE.

[4]  Leonardo Reyneri,et al.  Use of Pulse Rate and Width Modulations in a Mixed Analog/digital Cell for Artificial Neural Systems , 1989, NATO Neurocomputing.

[5]  Hannu Tenhunen,et al.  Fully digital neural network implementation based on pulse density modulation , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[6]  Jack L. Meador,et al.  Programmable impulse neural circuits , 1991, IEEE Trans. Neural Networks.

[7]  David J. Allstot,et al.  A time-multiplexed switched-capacitor circuit for neural network applications , 1989, IEEE International Symposium on Circuits and Systems,.

[8]  Lawrence D. Jackel,et al.  VLSI implementation of a neural network model , 1988, Computer.

[9]  P. Denyer,et al.  Most transconductance multipliers for array applications , 1981 .

[10]  Alan F. Murray,et al.  Pulse-Firing Neural Chips for Hundreds of Neurons , 1989, NIPS.

[11]  N. El-Leithy,et al.  Implementation of pulse-coded neural networks , 1988, Proceedings of the 27th IEEE Conference on Decision and Control.

[12]  Alan F. Murray,et al.  Pulse-stream arithmetic in programmable neural networks , 1989, IEEE International Symposium on Circuits and Systems,.

[13]  James A. Simmons,et al.  Acoustic-Imaging Computations by Echolocating Bats: Unification of Diversely-Represented Stimulus Features into Whole Images , 1989, NIPS.

[14]  Alan F. Murray,et al.  Asynchronous arithmetic for VLSI neural systems , 1987 .

[15]  Alan F. Murray,et al.  Analogue computation using VLSI neural network devices , 1990 .

[16]  Y. Hirai,et al.  A digital neuro-chip with unlimited connectability for large scale neural networks , 1989, International 1989 Joint Conference on Neural Networks.

[17]  Alan F. Murray,et al.  Innovations in Pulse Stream Neural VLSI : Arithmetic and Communications , 1990 .

[18]  J J Hopfield,et al.  Neurons with graded response have collective computational properties like those of two-state neurons. , 1984, Proceedings of the National Academy of Sciences of the United States of America.

[19]  L.M. Reyneri,et al.  Mixing analog and digital techniques for silicon neural networks , 1990, IEEE International Symposium on Circuits and Systems.