Hardware implementation of fault tolerance NoC core mapping

Due to performance and reliability, network on chip (NoC) is considered to be the future generation interconnect technique for multiple cores in a chip. This paper proposes a system level core mapping technique which improves the performance of the whole system, while rectifying the temporary faults and permanent faults in the system using error correcting codes and spare core. This technique mainly focuses on the core mapping and faults on the system. This results in reliable core mapping and improved performance when a fault-related error occurs on an NoC. At last, the proposed core mapping technique is simulated and verified on FPGA board (Kintex-7 FPGA KC705 Evaluation Kit).

[1]  Chita R. Das,et al.  A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).

[2]  Santanu Chattopadhyay,et al.  Energy and performance evaluation of a dimension order routing algorithm for Mesh-of-Tree based Network-on-Chip architecture , 2010, 2010 Annual IEEE India Conference (INDICON).

[3]  Arda Yurdakul,et al.  PFMAP: Exploitation of Particle Filters for Network-on-Chip Mapping , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Chenchen Deng,et al.  A Multi-Objective Model Oriented Mapping Approach for NoC-based Computing Systems , 2017, IEEE Transactions on Parallel and Distributed Systems.

[5]  Gang Luo,et al.  Fault-Tolerant Routing Algorithm Simulation and Hardware Verification of NoC , 2014, IEEE Transactions on Applied Superconductivity.

[6]  Chenchen Deng,et al.  An Efficient Application Mapping Approach for the Co-Optimization of Reliability, Energy, and Performance in Reconfigurable NoC Architectures , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Liang Li,et al.  Effects of Current Frequency on Electromagnetic Sheet Metal Forming Process , 2014, IEEE Transactions on Applied Superconductivity.

[8]  David Z. Pan,et al.  UNISM: Unified Scheduling and Mapping for General Networks on Chip , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  P. Reviriego,et al.  Enhanced Detection of Double and Triple Adjacent Errors in Hamming Codes Through Selective Bit Placement , 2012, IEEE Transactions on Device and Materials Reliability.

[10]  Qun Ding,et al.  Design of (15, 11) Hamming Code Encoding and Decoding System Based on FPGA , 2011, 2011 First International Conference on Instrumentation, Measurement, Computer, Communication and Control.

[11]  Ahmed Louri,et al.  Extending the Energy Efficiency and Performance With Channel Buffers, Crossbars, and Topology Analysis for Network-on-Chips , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  David Z. Pan,et al.  A3MAP: architecture-aware analytic mapping for networks-on-chip , 2010, ASP-DAC 2010.

[13]  P. Senthil Kumar,et al.  Randomly prioritized buffer-less routing architecture for 3D Network on Chip , 2017, Comput. Electr. Eng..

[14]  Kumar Y. B. Nithin,et al.  A Gracefully Degrading and Energy-Efficient Fault Tolerant NoC Using Spare Core , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[15]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[16]  Masoud Daneshtalab,et al.  Hierarchical approach for hybrid wireless Network-on-chip in many-core era , 2016, Comput. Electr. Eng..

[17]  Kees G. W. Goossens,et al.  A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification , 2005, Design, Automation and Test in Europe.

[18]  Hamid R. Zarandi,et al.  A fault-tolerant core mapping technique in networks-on-chip , 2013, IET Comput. Digit. Tech..

[19]  Muhammad Afzal,et al.  Reconfigurable fault tolerant routing for networks-on-chip with logical hierarchy , 2016, Comput. Electr. Eng..

[20]  Marco Platzner,et al.  An architecture and design tool flow for embedding a virtual FPGA into a reconfigurable system-on-chip , 2016, Comput. Electr. Eng..