High-Speed Comparator Design for RF-to-Digital Receivers

There is an increasing research interest in digitizing the radio frequency (RF) signal directly after the antenna to obtain a flexible wireless software-defined radio (SDR). This is mainly because the next generations, 4G and 5G standards, are allocated different bands for the same standard due to the worsening shortage of the available spectrum. In this paper a high-speed two-stage dynamic CMOS-latched comparator is designed using 65 nm CMOS process. It achieves sampling frequency up to 10 GHz with resolution of 10.11 bits and 13.28 bits at 1 GHz sampling clock while keeping the propagation delay less than 64 psec. for 1 mV input voltage difference. The proposed design targets SDRs based on pulse-width modulation (PWM) and RF sampling analog-to-digital converters (ADCs).

[1]  Prashant Dwivedy,et al.  Software defined radio based receivers using RTL — SDR: A review , 2017, 2017 International Conference on Recent Innovations in Signal processing and Embedded Systems (RISE).

[2]  Eisse Mensink,et al.  A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Nuno Borges Carvalho,et al.  An Agile and Wideband All-Digital SDR Receiver for 5G Wireless Communications , 2015, 2015 Euromicro Conference on Digital System Design.

[4]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[5]  Joseph Mitola,et al.  The software radio architecture , 1995, IEEE Commun. Mag..

[6]  Noriaki Tawa,et al.  A 950MHz RF 20MHz bandwidth direct RF sampling bit streamer receiver based on an FPGA , 2017, 2017 IEEE MTT-S International Microwave Symposium (IMS).

[7]  Hai Phuong. Le,et al.  Performance analysis of optimised CMOS comparator , 2003 .

[8]  Horst Zimmermann,et al.  A Comparator With Reduced Delay Time in 65-nm CMOS for Supply Voltages Down to 0.65 V , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Ashoke Ravi,et al.  A Dual-Mode Configurable RF-to-Digital Receiver in 16NM FinFET , 2018, 2018 IEEE Symposium on VLSI Circuits.