An Ultra-Low-Voltage and Low-Power $\times$2 Subharmonic Downconverter Mixer

An 8.6 GHz × 2 subharmonic mixer with complementary current-reuse to enable ultra-low-voltage and low-power operation is presented. The RF transconductance stage of the mixer uses inductive source degeneration and the mixing core uses four transistors that are driven by a quadrature LO signal. A Volterra series analysis is carried out to determine the optimal gate biasing of the transconductor circuit to maximize the third-order intercept point (IIP3) performance of the RF stage and of the entire mixer. Experimental results show that the mixer has a conversion gain of 6.0 dB and an IIP3 of - 8.0 dBm. The entire circuit draws 0.6 mW from a 0.6 V supply. The chip was fabricated in a standard 130 nm CMOS process.

[1]  Calvin Plett,et al.  RF circuit implications of moderate inversion enhanced linear region in MOSFETs , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  R.G. Meyer,et al.  Intermodulation distortion in current-commutating CMOS mixers , 2000, IEEE Journal of Solid-State Circuits.

[3]  Arthur van Roermund,et al.  A low-voltage folded-switching mixer in 0.18-μm CMOS , 2005 .

[4]  R.G. Meyer,et al.  A 2.2GHz sub-harmonic mixer for directconversion receivers in 0.13/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[5]  Shuenn-Yuh Lee,et al.  Analysis and implementation of a CMOS even harmonic mixer with current reuse for heterodyne/direct conversion receivers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Gary Brown,et al.  Linearization of CMOS LNA's via optimum gate biasing , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[7]  G.M. Rebeiz,et al.  A 1.9 GHz double-balanced subharmonic mixer for direct conversion receivers , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).

[8]  Sang-Gug Lee,et al.  CMOS low-noise amplifier design optimization techniques , 2004, IEEE Transactions on Microwave Theory and Techniques.

[9]  C.J. Kuo,et al.  A 5.25-GHz CMOS folded-cascode even-harmonic mixer for low-voltage applications , 2006, IEEE Transactions on Microwave Theory and Techniques.

[10]  R. Svitek,et al.  DC offsets in direct-conversion receivers: characterization and implications , 2005 .

[12]  B. Gilbert,et al.  The MICROMIXER: a highly linear variant of the Gilbert mixer using a bisymmetric Class-AB input stage , 1997, IEEE J. Solid State Circuits.

[13]  L. Larson,et al.  Modified derivative superposition method for linearizing FET low-noise amplifiers , 2004, IEEE Transactions on Microwave Theory and Techniques.

[14]  T. Hui Teo,et al.  Low-Power Short-Range Radio CMOS Subharmonic RF Front-End Using CG-CS LNA , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Peter Kinget.  Designing analog and RF circuits in nanoscale CMOS technologies: Scale the supply, reduce the area and use digital gates , 2009, 2009 IEEE International Conference on Microwaves, Communications, Antennas and Electronics Systems.

[16]  Liang-Hung Lu,et al.  Lower the Voltage for CMOS RFIC , 2010, IEEE Microwave Magazine.

[17]  Liang-Hung Lu,et al.  Design of Ultra-Low-Voltage RF Frontends With Complementary Current-Reused Architectures , 2007, IEEE Transactions on Microwave Theory and Techniques.

[18]  B.R. Jackson,et al.  A CMOS Ku-Band 4x Subharmonic Mixer , 2008, IEEE Journal of Solid-State Circuits.

[19]  A.H.M. van Roermund,et al.  A low-voltage folded-switching mixer in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.