Cost efficient realization & synthesis of reversible presettable program counter for processor

A counter is a register capable of counting number of clock pulses that is being needed for its operation. In its simplest form its equivalent to a binary odometer. As reversible logic is considered to be the best effective way to enhance the energy efficiency than the conventional models we should drive ourselves to have a counter in reversible logic. In this paper, we have demonstrated a novel reversible N-bit pre-settable counter circuit which can also be used as program counter of microprocessor. While approaching for the same, we have designed a new cost efficient reversible JK Flip-flop with asynchronous inputs followed by reversible ripple & synchronous counter and analyzed their operation, delay, quantum cost & garbage in terms of some algorithms and lemmas, which will outperform the existing designs available in literature.

[1]  N. Ranganathan,et al.  Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs , 2010, JETC.

[2]  Chun-Yao Wang,et al.  Synthesis of Reversible Sequential Elements , 2007, 2007 Asia and South Pacific Design Automation Conference.

[3]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[4]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[5]  R. Landauer,et al.  The Fundamental Physical Limits of Computation. , 1985 .

[6]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[7]  Alak Majumder,et al.  Efficient Design and Analysis of N-bit Reversible Shift Registers☆ , 2015 .

[8]  Alak Majumder,et al.  Synthesis and Realization of N-bit Reversible Register File Used in Bus Organization of Processor Architecture , 2015 .

[9]  Alak Majumder,et al.  Reducing Delay and Quantum Cost in the Novel Design of Reversible Memory Elements , 2015 .

[10]  Jacqueline E. Rice,et al.  A new look at reversible memory elements , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[11]  Jacqueline E. Rice,et al.  An Introduction to Reversible Latches , 2008, Comput. J..

[12]  Pérès,et al.  Reversible logic and quantum computers. , 1985, Physical review. A, General physics.

[13]  A. Prasad Vinod,et al.  Design of Reversible Sequential Elements With Feasibility of Transistor Implementation , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[14]  Alak Majumder,et al.  A novel delay & Quantum Cost efficient reversible realization of 2i × j Random Access Memory , 2015, 2015 International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI-SATA).

[15]  Alak Majumder,et al.  A novel realization of reversible LFSR for its application in cryptography , 2015, 2015 2nd International Conference on Signal Processing and Integrated Networks (SPIN).

[16]  H. Thapliyal,et al.  A beginning in the reversible logic synthesis of sequential circuits , 2005 .

[17]  Kenichi Morita,et al.  Reversible computing and cellular automata - A survey , 2008, Theor. Comput. Sci..