Artificial Neural Network Assisted Analog IC Sizing Tool

Some recent analog CAD tools include simulation-based circuit synthesizers that use evolutionary algorithms to find optimal circuit sizes. One important problem is the long execution time due to high number of simulations. This paper suggests the use of neural networks to determine circuit performance instead of simulations, which reduces execution time significantly. In our simulation-based circuit synthesizer, the data produced by preceding generations are not discarded as in conventional algorithms; they are used to train artificial neural networks inside the optimization loop. The simulator is then replaced by neural networks to estimate performance parameters. Up to 64.8% reduction in execution time (2.8x speed-up) was obtained with the proposed method.

[1]  Ali Emre Pusane,et al.  A novel yield aware multi-objective analog circuit optimization tool , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[2]  Rob A. Rutenbar,et al.  OASYS: a framework for analog circuit synthesis , 1989, Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,.

[3]  Piotr Czyzżak,et al.  Pareto simulated annealing—a metaheuristic technique for multiple‐objective combinatorial optimization , 1998 .

[4]  Rob A. Rutenbar,et al.  Computer-aided design of analog and mixed-signal integrated circuits , 2000, Proceedings of the IEEE.

[5]  Alberto L. Sangiovanni-Vincentelli,et al.  DELIGHT.SPICE: an optimization-based system for the design of integrated circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Marco Laumanns,et al.  SPEA2: Improving the strength pareto evolutionary algorithm , 2001 .

[7]  Georges G. E. Gielen,et al.  An analogue module generator for mixed analogue/digital asic design , 1995, Int. J. Circuit Theory Appl..

[8]  Rob A. Rutenbar,et al.  Anaconda: simulation-based synthesis of analog circuits viastochastic pattern search , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Rob A. Rutenbar,et al.  Integer programming based topology selection of cell-level analog circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Lothar Thiele,et al.  Comparison of Multiobjective Evolutionary Algorithms: Empirical Results , 2000, Evolutionary Computation.

[11]  Ranga Vemuri,et al.  Extraction and use of neural network models in automated synthesis of operational amplifiers , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Eric A. Vittoz,et al.  IDAC: an interactive design tool for analog CMOS circuits , 1987 .

[13]  P.R. Gray,et al.  OPASYN: a compiler for CMOS operational amplifiers , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..