Impact of Architecture Selection on RF Front-End Power Consumption

A wireless receiver is typically composed by two sections: an analog front-end and a baseband digital processor. The analog section receives the modulated RF signal and downconvertes it to an appropriate intermediate frequency (IF) or directly to baseband (BB). The downconverted signal can be demodulated either in the analog domain or in the digital domain, after being digitized by an analog-to-digital (ADC) converter. The main issues related to this process are the following:

[1]  Kwyro Lee,et al.  Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors , 2004, IEEE J. Solid State Circuits.

[2]  S. Cipriani,et al.  A fully integrated zero-IF transceiver for GSM-GPRS quad band application , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[3]  Adiseno,et al.  A wide-band RF front-end for multiband multistandard high-linearity low-IF wireless receivers , 2002, IEEE J. Solid State Circuits.

[4]  K. O. Kenneth,et al.  A TV-Band Harmonic Rejection Mixer Adopting a $g_{m}$ Linearization Technique , 2009, IEEE Microwave and Wireless Components Letters.

[5]  H. Samavati,et al.  5-GHz CMOS wireless LANs , 2002 .

[6]  D. Salle,et al.  A direct-conversion receiver for DVB-H , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[7]  T. Manku,et al.  A highly selective passive band reject filter with low-Q lumped elements in a Si bipolar process , 2000, Proceedings of the 2000 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.00CH37124).

[8]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[9]  Michiel Steyaert,et al.  Low-IF topologies for high-performance analog front ends of fully integrated receivers , 1998 .

[10]  B. Razavi,et al.  A 5.2-GHz CMOS receiver with 62-dB image rejection , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[11]  Donald K. Weaver,et al.  A Third Method of Generation and Detection of Single-Sideband Signals , 1956, Proceedings of the IRE.

[12]  A.A. Abidi,et al.  A 3.1- to 8.2-GHz zero-IF receiver and direct frequency synthesizer in 0.18-/spl mu/m SiGe BiCMOS for mode-2 MB-OFDM UWB communication , 2005, IEEE Journal of Solid-State Circuits.

[13]  D. H. Fisher,et al.  The design of a superheterodyne receiver for television , 1952 .

[14]  M. A. Copeland,et al.  A 1.9-GHz silicon receiver with monolithic image filtering , 1998 .

[15]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[16]  Behzad Razavi,et al.  Design considerations for direct-conversion receivers , 1997 .

[17]  B. Razavi,et al.  A Receiver Architecture for Dual-Antenna Systems , 2007, IEEE Journal of Solid-State Circuits.

[18]  Teresa H. Y. Meng,et al.  Direct-conversion RF receiver design , 2001, IEEE Trans. Commun..

[19]  H.R. Rategh,et al.  A 5-GHz CMOS wireless LAN receiver front end , 2000, IEEE Journal of Solid-State Circuits.