GreenBus - a generic interconnect fabric for transaction level modelling

In this paper, we present a generic interconnect fabric for transaction level modelling tackeling three major aspects. First, a review of the bus and 10 structures that we have analysed, which are common in todays system on chip environments, and require to be modelled at a transaction level. Second our findings in terms of the data structures and interface API's that are required in order to model those (and we believe other) busses and 10 structures. Third the surrounding infrastructure that we believe can, and should be in place to support the modelling of those busses and 10 structures. We present the infrastructure that we have built, and indicate where our future work will head

[1]  Robert Günzel,et al.  From TLM to FPGA: rapid prototyping with SystemC and transaction level modeling , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[2]  Adam Donlin,et al.  Transaction level modeling: flows and use models , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[3]  Rainer Leupers,et al.  A modular simulation framework for architectural exploration of on-chip interconnection networks , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[4]  A. Gerstlauer,et al.  System-level communication modeling for network-on-chip synthesis , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[5]  D. B. Davis,et al.  Intel Corp. , 1993 .

[6]  Frank Ghenassia,et al.  Transaction Level Modeling with SystemC , 2005 .