Fully packaged 11 Gb/s parallel processing decision circuit using sub-micron silicon bipolar ICs

The authors have designed and implemented a submicron silicon bipolar parallel processing master-slave D-type flip-flop decision circuit, operating at data rates as high as 11 Gb/s. This is the fastest reported decision circuit for silicon bipolar technology. The ICs used in the hybrid circuit were fabricated using a 0.6 micron, non-polysilicon emitter technology, and mounted in a package employing coplanar waveguides. The performance of the IC indicates that silicon bipolar technology, with its relatively mature process and proven reliability as well as its low-cost potential, could play an important role in high-speed lightwave communication systems with data rates of up to 10 Gb/s or higher.<<ETX>>

[1]  K. Runge,et al.  Submicron silicon bipolar master-slave D-type flip-flop for use as 8.1 Gbit/s decision circuit and 11.2 Gbit/s demultiplexer , 1989 .

[2]  D. Clawin,et al.  Multigigabit/second silicon decision circuit , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  H. Ichino,et al.  A bipolar monolithic multigigabit/s decision circuit , 1984, IEEE Journal of Solid-State Circuits.

[4]  W. S. Holden,et al.  11.4 Gb/s multiplexer for future broadband communications networks , 1989, Proceedings of the Bipolar Circuits and Technology Meeting.