A 28 nm dual-port SRAM macro with screening circuitry against write-read disturb failure issues

We propose a circuit technique for an 8T dual-port (DP) SRAM in order to screen degraded minimum operating voltage (V min ) due to the write/read disturb issue. This circuitry allows us to generate the write/read disturb condition without relying on the conventional costly asynchronous operation. We designed and fabricated a 512-kb DP-SRAM macro using 28-nm low-power CMOS technology, and confirmed assured screening of failures in the write/read disturb operations.

[1]  M. Yabuuchi,et al.  Synchronous Ultra-High-Density 2RW Dual-Port 8T-SRAM With Circumvention of Simultaneous Common-Row-Access , 2009, IEEE Journal of Solid-State Circuits.

[2]  A. Suga,et al.  A 51.2 GOPS 1.0 GB/s-DMA single-chip multi-processor integrating quadruple 8-way VLIW processors , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[3]  T. Matsumura,et al.  An efficient test method for embedded multi-port RAM with BIST circuitry , 1995, Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing.

[4]  K. Nii,et al.  A 28-nm dual-port SRAM macro with active bitline equalizing circuitry against write disturb issue , 2010, 2010 Symposium on VLSI Circuits.

[5]  R. Heald,et al.  Variability in sub-100nm SRAM designs , 2004, ICCAD 2004.

[6]  S. Yoshioka,et al.  A 65 nm Single-Chip Application and Dual-Mode Baseband Processor With Partial Clock Activation and IP-MMU , 2009, IEEE Journal of Solid-State Circuits.