VLSI design and implementation of 2-D Inverse Discrete Wavelet Transform

This paper proposes a JPEG-2000 compliant architecture capable of computing the 2 -D Inverse Discrete Wavelet Transform. The proposed architecture uses a single processor and a row-based schedule to minimize control and routing complexity and to ensure that processor utilization is kept at 100%. The design incorporates the handling of borders through the use of symmetric extension. The architecture has been implemented on the Xilinx Virtex2 FPGA.

[1]  W. Sweldens.  The Lifting Scheme: A Custom - Design Construction of Biorthogonal Wavelets "Industrial Mathematics , 1996 .

[2]  Sao-Jie Chen,et al.  Efficient VLSI architecture for 2-D inverse discrete wavelet transforms , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[3]  John V. McCanny,et al.  Design of Silicon IP Cores for Biorthogonal Wavelet Transforms , 2001, J. VLSI Signal Process..

[4]  C. Chakrabarti,et al.  Efficient realizations of encoders and decoders based on the 2-D discrete wavelet transform , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[5]  John V. McCanny,et al.  An efficient architecture for the 2-D biorthogonal discrete wavelet transform , 2001, Proceedings 2001 International Conference on Image Processing (Cat. No.01CH37205).

[6]  Robert Michael Owens,et al.  A common architecture for the DWT and IDWT , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.

[7]  Marco Ferretti,et al.  Handling borders in systolic architectures for the 1-D discrete wavelet transform for perfect reconstruction , 2000, IEEE Trans. Signal Process..