论文信息 - A 0.9 V offset compensated FGMOS comparator

A 0.9 V offset compensated FGMOS comparator

A novel low voltage low power fully differential comparator based on the floating gate MOS (FGMOS) operation is presented in this paper. The FGMOS transistor is used to increase the input range and compensate for offset variations simultaneously. The comparator operates with a supply voltage of 0.9 V in a 0.35 /spl mu/m CMOS process. Its power consumption is less than 6.5 /spl mu/W for an 11 MHz clock frequency.

Esther Rodríguez-Villegas

[1] O. Shoaei,et al. A 1-V MOSFET-only fully-differential dynamic comparator for use in low-voltage pipelined A/D converters , 2003, Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on.

[2] Esther Rodriguez-Villegas,et al. Solution to trapped charge in FGMOS transistors , 2003 .

[3] Qiuting Huang. Low voltage and low power aspects of data converter design , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[4] Behzad Razavi,et al. Design techniques for high-speed, high-resolution comparators , 1992 .

[5] Chris Toumazou,et al. Trade-Offs in Analog Circuit Design , 2002 .

[6] George S. Moschytz,et al. Trade-offs in analog circuit design : the designer's companion , 2002 .