A survey of dynamic power optimization techniques

One of the most important considerations for the current VLSI/SOC design is power, which can be classified into power analysis and optimization. In this survey, the main concepts of power optimization including the sources and policies are introduced. Among the various approaches, dynamic power management (DPM), which implies to change devices states when they are not working at the highest speed or at their full capacity, is the most efficient one. Our explanations accompanying the figures specify the abstract concepts of DPM. This paper briefly surveys both heuristic and stochastic policies and discusses their advantages and disadvantages.

[1]  Allen C.-H. Wu,et al.  A predictive system shutdown method for energy saving of event-driven computation , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[2]  Luca Benini,et al.  System-level power optimization: techniques and tools , 1999, ISLPED '99.

[3]  Massoud Pedram,et al.  Power minimization in IC design: principles and applications , 1996, TODE.

[4]  Luciano Lavagno,et al.  Cosimulation-based power estimation for system-on-chip design , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[6]  Takashi Ishikawa,et al.  Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[7]  S. Gupta,et al.  Power Macromodeling For High Level Power Estimation , 1997, Proceedings of the 34th Design Automation Conference.

[8]  Mark C. Johnson,et al.  Datapath scheduling with multiple supply voltages and level converters , 1997, TODE.

[9]  Kaushik Roy,et al.  Low-Power CMOS VLSI Circuit Design , 2000 .

[10]  Mark Horowitz,et al.  Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.

[11]  Sachin S. Sapatnekar,et al.  Low-power clock distribution using multiple voltages and reduced swings , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[12]  James B. Kuo,et al.  Low-voltage CMOS VLSI circuits , 1999 .

[13]  Luca Benini,et al.  Dynamic Power Management , 1998 .

[14]  Enrico Macii,et al.  Enhanced clustered voltage scaling for low power , 2002, GLSVLSI '02.

[15]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[16]  Niraj K. Jha,et al.  Register-transfer level estimation techniques for switching activity and power consumption , 1996, ICCAD 1996.

[17]  Luca Benini,et al.  System-level power estimation and optimization , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[18]  Giovanni De Micheli,et al.  Comparing System-Level Power Management Policies , 2001, IEEE Des. Test Comput..

[19]  S SapatnekarSachin,et al.  Low-power clock distribution using multiple voltages and reduced swings , 2002 .

[20]  Massoud Pedram,et al.  Energy Minimization Using Multiple Supply Voltages , 1997, ISLPED.

[21]  Luca Benini,et al.  Dynamic power management - design techniques and CAD tools , 1997 .

[22]  Massoud Pedram,et al.  High-level power modeling, estimation, and optimization , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Giovanni De Micheli,et al.  Energy efficient system design and utilization , 2001 .

[24]  Dragan Maksimovic,et al.  Low-power digital filtering using multiple voltage distribution and adaptive voltage scaling , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[25]  Rajesh Gupta,et al.  High-level timing and power analysis of embedded systems , 2000 .

[26]  Sharad Malik,et al.  A Survey of Optimization Techniques Targeting Low Power VLSI Circuits , 1995, 32nd Design Automation Conference.

[27]  Enrico Macii,et al.  Dynamic power management of electronic systems , 2001 .

[28]  Massoud Pedram,et al.  Energy Minimization Using Multiple Supply Voltages , 1997, ISLPED '96.

[29]  Luca Benini,et al.  A survey of design techniques for system-level dynamic power management , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[30]  Daniel P. Siewiorek,et al.  A power metric for mobile systems , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[31]  Mary Jane Irwin,et al.  Architecture-level power estimation and design experiments , 2001, TODE.

[32]  E. Macii,et al.  High-level Power Modeling, Estimation, And Optimization , 1997, Proceedings of the 34th Design Automation Conference.

[33]  Rajesh K. Gupta,et al.  System level online power management algorithms , 2000, DATE '00.

[34]  Farid N. Najm,et al.  Towards a high-level power estimation capability , 1995, ISLPED '95.

[35]  Mani B. Srivastava,et al.  Predictive system shutdown and other architectural techniques for energy efficient programmable computation , 1996, IEEE Trans. Very Large Scale Integr. Syst..