Performance evaluation of CNFET based operational amplifier at technology node beyond 45-nm

Bulk CMOS technology is facing enormous challenges at channel lengths below 45 nm such as gate tunneling, device mismatch, random dopant fluctuations, mobility degradation, etc. Although multiple gate transistors and strained silicon devices overcome some of the bulk CMOS problems, it is sensible to look for revolutionary new materials and devices to replace silicon. It is obvious that future technology materials should exhibit higher mobility, better channel electrostatics, scalability, and robustness against process variations. Carbon nanotube based technology is very promising because it has most of these desired features. There is a need to explore the potential of this emerging technology by designing circuits based on this technology and comparing their performance with that of existing bulk CMOS technology for its rapid commercialization. Therefore, this paper presents a comparative study of CMOS version and CNFET version of Operational amplifier at 32-nm technology nodes. The performance of CNFET based amplifier has been thoroughly investigated in terms of its input resistance, output resistance and AC gain. This study shows that there is considerable improvement in the above feature of amplifier using CNFET. It is founded that CNFET based amplifier have 9 times AC gain, 100 times input résistance and output resistance decrease by 9 times compared to MOSFET based amplifier at 32-nm technology node. Furthermore, comparison between two technologies for same gain bandwidth product (GBP) has also been presented.

[1]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[2]  S. A. Abbasi,et al.  Optimized Design of a 32-nm CNFET-Based Low-Power Ultrawideband CCII , 2012, IEEE Transactions on Nanotechnology.

[3]  H. Wong,et al.  Circuit-Level Performance Benchmarking and Scalability Analysis of Carbon Nanotube Transistor Circuits , 2009, IEEE Transactions on Nanotechnology.

[4]  Mohd. Hasan,et al.  Carbon nanotube field effect transistors for high performance analog applications: An optimum design approach , 2010, Microelectron. J..

[5]  H.-S. Philip Wong,et al.  Design Methods for Misaligned and Mispositioned Carbon-Nanotube Immune Circuits , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  John W. Mintmire,et al.  Universal Density of States for Carbon Nanotubes , 1998 .

[7]  V. De,et al.  Optimal Spacing of Carbon Nanotubes in a CNFET Array for Highest Circuit Performance , 2006, Device Research Conference.

[8]  Hai Wei,et al.  Scalable Carbon Nanotube Computational and Storage Circuits Immune to Metallic and Mispositioned Carbon Nanotubes , 2011, IEEE Transactions on Nanotechnology.

[9]  J. Rogers,et al.  High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes. , 2007, Nature nanotechnology.

[10]  H. Wong,et al.  Modeling and Analysis of Planar-Gate Electrostatic Capacitance of 1-D FET With Multiple Cylindrical Conducting Channels , 2007, IEEE Transactions on Electron Devices.

[11]  Jaime Ramirez-Angulo,et al.  Low-voltage CMOS operational amplifiers with wide input-output swing based on a novel scheme , 2000 .

[12]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[13]  M. Dresselhaus.  Carbon nanotubes , 1995 .

[14]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.