Effects of Nondeterminism in Hardware and Software Simulation with Thread Mapping
暂无分享,去创建一个
[1] Somayeh Sardashti,et al. The gem5 simulator , 2011, CARN.
[2] Mark Hempstead,et al. Platform-independent analysis of function-level communication in workloads , 2013, 2013 IEEE International Symposium on Workload Characterization (IISWC).
[3] Lieven Eeckhout,et al. Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation , 2011, 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC).
[4] Mahmut T. Kandemir,et al. Dynamic thread and data mapping for NoC based CMPs , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[5] Christoforos E. Kozyrakis,et al. ZSim: fast and accurate microarchitectural simulation of thousand-core systems , 2013, ISCA.
[6] Philippe Olivier Alexandre Navaux,et al. Using Memory Access Traces to Map Threads and Data on Hierarchical Multi-core Platforms , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.
[7] Baris Taskin,et al. Static thread mapping for NoCs via binary instrumentation traces , 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD).
[8] Saurabh Dighe,et al. An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[9] Kirk W. Cameron,et al. Critical path-based thread placement for NUMA systems , 2011, PMBS '11.