Performance evaluation of GNRFET and TMDFET devices in static random access memory cells design

[1]  Ying-Yu Chen,et al.  Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNRFETs With Performance Analysis , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Wing-Hung Ki,et al.  Reliable write assist low power SRAM cell for wireless sensor network applications , 2020, IET Circuits Devices Syst..

[3]  Zhi-Hui Kong,et al.  An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65 nm CMOS , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Santosh Kumar Vishvakarma,et al.  Half-select free bit-line sharing 12T SRAM with double-adjacent bits soft error correction and a reconfigurable FPGA for low-power applications , 2019, AEU - International Journal of Electronics and Communications.

[5]  Kari Halonen,et al.  A write‐improved low‐power 12T SRAM cell for wearable wireless sensor nodes , 2018, Int. J. Circuit Theory Appl..

[6]  Tarun Kumar Gupta,et al.  A novel high-density dual threshold GNRFET SRAM design with improved stability , 2020, Microprocess. Microsystems.

[7]  Arnab K. Pal,et al.  2-D Layered Materials for Next-Generation Electronics: Opportunities and Challenges , 2018, IEEE Transactions on Electron Devices.

[8]  Deming Chen,et al.  Compact Modeling to Device- and Circuit-Level Evaluation of Flexible TMD Field-Effect Transistors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Pinaki Mazumder,et al.  A robust 12T SRAM cell with improved write margin for ultra-low power applications in 40 nm CMOS , 2017, Integr..

[10]  Soumitra Pal,et al.  Transmission gate-based 9T SRAM cell for variation resilient low power and reliable internet of things applications , 2019, IET Circuits Devices Syst..

[11]  Jun Zhou,et al.  Design of an Ultra-low Voltage 9T SRAM With Equalized Bitline Leakage and CAM-Assisted Energy Efficiency Improvement , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Ying-Yu Chen,et al.  Flexible transition metal dichalcogenide field-effect transistors: A circuit-level simulation study of delay and power under bending, process variation, and scaling , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[13]  Bipin Chandra Mandi,et al.  Design and statistical analysis of low power and high speed 10T static random access memory cell , 2020, Int. J. Circuit Theory Appl..

[14]  Wing-Hung Ki,et al.  Characterization of Half-Select Free Write Assist 9T SRAM Cell , 2019, IEEE Transactions on Electron Devices.

[15]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[16]  Mohd. Hasan,et al.  Low Leakage Fully Half-Select-Free Robust SRAM Cells With BTI Reliability Analysis , 2018, IEEE Transactions on Device and Materials Reliability.

[17]  Deming Chen,et al.  Asymmetric Gate Schottky-Barrier Graphene Nanoribbon FETs for Low-Power Design , 2014, IEEE Transactions on Electron Devices.

[18]  Xin Si,et al.  A Half-Select Disturb-Free 11T SRAM Cell With Built-In Write/Read-Assist Scheme for Ultralow-Voltage Operations , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Magdy A. Bayoumi,et al.  Low-Power Cache Design Using 7T SRAM Cell , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  Morteza Gholipour,et al.  Single‐ended half‐select disturb‐free 11T static random access memory cell for reliable and low power applications , 2021, Int. J. Circuit Theory Appl..

[21]  Wing-Hung Ki,et al.  Half-Select-Free Low-Power Dynamic Loop-Cutting Write Assist SRAM Cell for Space Applications , 2020, IEEE Transactions on Electron Devices.

[22]  Mohd. Hasan,et al.  Pseudo differential multi-cell upset immune robust SRAM cell for ultra-low power applications , 2018 .

[23]  Mohd. Hasan,et al.  Low Leakage Single Bitline 9 T (SB9T) Static Random Access Memory , 2017, Microelectron. J..

[24]  Jinn-Shyan Wang,et al.  A 0.2 V 32-Kb 10T SRAM With 41 nW Standby Power for IoT Applications , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Benton H. Calhoun,et al.  Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[26]  M. Gholipour.  A Compact Short-Channel Model for Symmetric Double-Gate TMDFET in Subthreshold Region , 2017, IEEE Transactions on Electron Devices.

[27]  A.P. Chandrakasan,et al.  Nanometer MOSFET Variation in Minimum Energy Subthreshold Circuits , 2008, IEEE Transactions on Electron Devices.

[28]  M. Gholipour,et al.  A variation-aware design for storage cells using Schottky-barrier-type GNRFETs , 2020 .

[29]  Ebrahim Abiri,et al.  Design of low power and high read stability 8T-SRAM memory based on the modified Gate Diffusion Input (m-GDI) in 32 nm CNTFET technology , 2015, Microelectron. J..

[30]  Hanwool Jeong,et al.  Power-Gated 9T SRAM Cell for Low-Energy Operation , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[31]  Rohit Lorenzo,et al.  Single bit-line 11T SRAM cell for low power and improved stability , 2020, IET Comput. Digit. Tech..

[32]  Jongsun Park,et al.  Half-Select Free and Bit-Line Sharing 9T SRAM for Reliable Supply Voltage Scaling , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[33]  Ming-Hsien Tu,et al.  40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[34]  Giuseppe Iannaccone,et al.  A SPICE-Compatible Model of MOS-Type Graphene Nano-Ribbon Field-Effect Transistors Enabling Gate- and Circuit-Level Delay and Power Analysis Under Process Variation , 2015, IEEE Transactions on Nanotechnology.

[35]  Ahmed M. Eltawil,et al.  AS8-static random access memory (SRAM): asymmetric SRAM architecture for soft error hardening enhancement , 2017, IET Circuits Devices Syst..

[36]  Santosh Kumar Vishvakarma,et al.  Stable, Reliable, and Bit-Interleaving 12T SRAM for Space Applications: A Device Circuit Co-Design , 2017, IEEE Transactions on Semiconductor Manufacturing.