5V-to-4V integrated buck converter for battery charging applications with an on-chip decoupling capacitor

Battery charging circuits for mobile applications, such as smart phones and tablets, require both small area and low losses. In addition, to reduce the charging time, high current is needed through the converter. In order to reduce conduction losses, low on-resistance of the switches is necessary. However, specific resistance (resistance per unit area) is a strong function of the maximum voltage blocking capability of the transistors. To maintain high efficiency and ensure device reliability, the designed breakdown voltage of the transistors needs to include some margin to account for ringing on the switching node. Bond wires add inductance to the power loop increasing the overshoot voltage. In this work the design, implementation and testing of a 40 W CMOS integrated buck converter with an on chip decoupling capacitor are presented. The design was optimized for a 5V to 4V application with a maximum of 2 W on-chip losses at 10 A with an operating frequency of 1 MHz.

[1]  F.C. Lee,et al.  Analytical loss model of power MOSFET , 2006, IEEE Transactions on Power Electronics.

[2]  Ke-Horng Chen,et al.  Fast Charging and High Efficiency Switching-Based Charger With Continuous Built-In Resistance Detection and Automatic Energy Deliver Control for Portable Electronics , 2014, IEEE Journal of Solid-State Circuits.

[3]  Zhiyang Chen,et al.  Optimizing low side gate resistance for damping phase node ringing of synchronous buck converter , 2012, 2012 IEEE Energy Conversion Congress and Exposition (ECCE).

[4]  Ayman Fayed,et al.  On-chip input and ground ringing suppression in high-frequency buck converters , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).

[5]  M. Shiraishi,et al.  Low loss and small SiP for DC-DC converters , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..

[6]  Dragan Maksimovic,et al.  Circuit-Oriented Treatment of Nonlinear Capacitances in Switched-Mode Power Supplies , 2015, IEEE Transactions on Power Electronics.

[7]  Franco Maloberti,et al.  Analog Design for CMOS VLSI Systems , 2001 .

[8]  C. Blake,et al.  Understanding the Effect of Power MOSFET Package Parasitics on VRM Circuit Efficiency at Frequencies above 1 MHz , 2003 .

[9]  J. Strydom,et al.  Understanding the effect of PCB layout on circuit performance in a high frequency gallium nitride based point of load converter , 2013, 2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[10]  S. Ono,et al.  Multi Chip Module with Minimum Parasitic Inductance for New Generation Voltage Regulator , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..

[11]  Jiann-Jong Chen,et al.  New Compact CMOS Li-Ion Battery Charger Using Charge-Pump Technique for Portable Applications , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Changsik Yoo,et al.  Switching Battery Charger Integrated Circuit for Mobile Devices in a 130-nm BCDMOS Process , 2016, IEEE Transactions on Power Electronics.

[13]  Gaël Pillonnet,et al.  Efficiency Comparison of Inductor-, Capacitor-, and Resonant-Based Converters Fully Integrated in CMOS Technology , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.