An analytical approach to efficient circuit variability analysis in scaled CMOS design

CMOS scaling has led to increasingly high variability in device and circuit performance. To improve design robustness, it is important to consider variation in the design flow. In this paper a closed-form solution is proposed to predict the variability in gate timing, which significantly reduces computation cost in statistical analysis. The proposed model covers both nominal delay and its variability across a wide range of device sizes, load capacitances and input transition times. Stack effect, such as that in NAND and NOR gates, is taken into account thereby making the model sensitive to the switching patterns. For ISCAS'85 benchmark circuits, implemented using a 45nm library, the model demonstrates high accuracy with less than 3.5% error for nominal delay and within 5ps variation of the critical path. Finally, use of the proposed model in design flow is demonstrated for setup time violations.

[1]  J. Torrellas,et al.  VARIUS: A Model of Process Variation and Resulting Timing Errors for Microarchitects , 2008, IEEE Transactions on Semiconductor Manufacturing.

[2]  Yong-Bin Kim,et al.  An Accurate Analytical Propagation Delay Model of Nano CMOS Circuits , 2007 .

[3]  J. Tschanz,et al.  Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[4]  Chaitali Chakrabarti,et al.  Random variability modeling and its impact on scaled CMOS circuits , 2010 .

[5]  Shekhar Y. Borkar,et al.  Designing reliable systems from unreliable components: the challenges of transistor variability and degradation , 2005, IEEE Micro.

[6]  Yong-Bin Kim,et al.  An Accurate Timing Model for Nano CMOS Circuit Considering Statistical Process Variation , 2007 .

[7]  Spiridon Nikolaidis,et al.  Analytical transient response and propagation delay evaluation of the CMOS inverter for short-channel devices , 1998, IEEE J. Solid State Circuits.

[8]  Takayasu Sakurai,et al.  Delay analysis of series-connected MOSFET circuits , 1991 .

[9]  A. Asenov,et al.  Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness variations , 2002 .

[10]  Andrew R. Brown,et al.  Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs , 2003 .

[11]  R.W. Keyes,et al.  Physical limits in digital electronics , 1975, Proceedings of the IEEE.

[12]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[13]  S. Borkar,et al.  Circuit techniques for subthreshold leakage avoidance, control and tolerance , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[14]  Min Chen,et al.  Statistical Modeling and Simulation of Threshold Variation Under Random Dopant Fluctuations and Line-Edge Roughness , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Mark Zwolinski,et al.  Analytical transient response and propagation delay model for nanoscale CMOS inverter , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[16]  Anas A. Hamoui,et al.  An analytical model for current, delay, and power analysis of submicron CMOS logic circuits , 2000 .

[17]  Robert Sinclair,et al.  Atomic-Order Planarization of Ultrathin SiO2/Si(001) Interfaces , 1994 .

[18]  Atomic‐scale planarization of SiO2/Si(001) interfaces , 1993 .

[19]  Sani R. Nassif,et al.  High Performance CMOS Variability in the 65nm Regime and Beyond , 2006, 2007 IEEE International Electron Devices Meeting.

[20]  Rob A. Rutenbar,et al.  Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS , 2008, Proceedings of the IEEE.

[21]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[22]  A. Toriumi,et al.  Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's , 1994 .

[23]  B.C. Paul,et al.  Reliability- and Process-Variation Aware Design of VLSI Circuits , 2007, 2007 14th International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[24]  Kaushik Roy,et al.  CRISTA: A New Paradigm for Low-Power, Variation-Tolerant, and Adaptive Circuit Synthesis Using Critical Path Isolation , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Massimo Alioto,et al.  Understanding the Effect of Process Variations on the Delay of Static and Domino Logic , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  Gregg M. Gallatin,et al.  Effect of thin-film imaging on line edge roughness transfer to underlayers during etch processes , 2004 .

[27]  Jinjun Xiong,et al.  Criticality computation in parameterized statistical timing , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[28]  Manish Chandhok,et al.  Improvement in linewidth roughness by postprocessing , 2008 .

[29]  Jinjun Xiong,et al.  Variation-aware performance verification using at-speed structural test and statistical timing , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[30]  Eric Cassan,et al.  Calculation of direct tunneling gate current through ultra-thin oxide and oxide/nitride stacks in MOSFETs and H-MOSFETs , 2000 .

[31]  José Luis Rosselló,et al.  An analytical charge-based compact delay model for submicrometer CMOS inverters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[32]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).