论文信息 - THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE Design and Verification of ADPLL for SERDES

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE Design and Verification of ADPLL for SERDES

This project aims towards design of ADPLL (all digital phase lock loop) using Verilog and its verification using Verilog verification methodology. ADPLL is a building block for most high speed digital functional blocks such as SEDRES (Serialization and de-serialization) for clock synchronization. Quistasim/multisim Simulator is used for simulating Verilog Code. This project gives details of the basic blocks of an ADPLL. In this project it is been planned to implementation of ADPLL. Its simulation results are verified for all the corners of inputs. The ADPLL is planned for 200 MHz central frequency. The operational frequency range of ADPLL is 189 KHz to 215 MHz, which is lock range of the design.

M. Tech | B. G. Nagar

[1] Yan Wang,et al. An all digital phase-locked loop based on double edge triggered flip-flop , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[2] J. Raja Paul Perinbam,et al. Low Jitter ADPLL based Clock Generator for High Speed SoC Applications , 2008 .

[3] J. Lundberg,et al. An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .