Low-power high-performance nand match line content addressable memories

Content addressable memory (CAM) is used in fully associative VLSI lookup circuits for cache memory, translation lookaside buffers (TLBs), and in Internet Protocol (IP) address comparison. In this paper, the use of dynamic nand match lines is investigated and compared to conventional nor match lines in cache applications. To achieve high speed, a hierarchical match line is used. The dynamic stack charge-sharing noise immunity, speed, and actual power savings over a conventional nor match line are investigated using benchmark data. While random patterns are often used when benchmarking CAM match line power, it is shown to be optimistic compared to address trace data, since addresses are highly correlated. It is also shown that proper address input ordering can provide additional power savings. A simple model for the power in dynamic circuit stacks is derived and compared to power simulation data. Additionally, impact on cache tag area and the scaling of the nand stack to future processes is described

[1]  R. L. Sites,et al.  ATUM: a new technique for capturing address traces using microcode , 1986, ISCA '86.

[2]  Paul Francis,et al.  Fast routing table lookup using CAMs , 1993, IEEE INFOCOM '93 The Conference on Computer Communications, Proceedings.

[3]  Karl-Erwin Großpietsch,et al.  Associative processors and memories: a survey , 1992, IEEE Micro.

[4]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[5]  K. J. Schultz,et al.  Fully Parallel 30-MHz , 2 . 5-Mb CAM , 1998 .

[6]  Lawrence T. Clark,et al.  An embedded 32-b microprocessor core for low-power and high-performance applications , 2001 .

[7]  Aristides Efthymiou,et al.  A CAM with mixed serial-parallel comparison for use in low energy caches , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[9]  Anurag Mittal,et al.  Nano-CMOS Circuit and Physical Design , 2004 .

[10]  Michael Zhang,et al.  Highly-Associative Caches for Low-Power Processors , 2000 .

[11]  Kenneth J. Schultz.  Content-addressable memory core cells A survey , 1997, Integr..

[12]  K. Soumyanath,et al.  A 130-nm 6-GHz 256 × 32 bit leakage-tolerant register file , 2002, IEEE J. Solid State Circuits.

[13]  Atila Alvandpour,et al.  A sub-130-nm conditional keeper technique , 2002, IEEE J. Solid State Circuits.

[14]  Todd M. Austin,et al.  SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.

[15]  Chein-Wei Jen,et al.  Power modeling and low-power design of content addressable memories , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[16]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[17]  Dennis T. Cox,et al.  Microprocessor with Copper Interconnects , 1999 .

[18]  Terence B. Hook,et al.  Ultralow-power SRAM technology , 2003, IBM J. Res. Dev..

[19]  Jun Yang,et al.  Frequent value encoding for low power data buses , 2004, TODE.

[20]  A. Varadharajan,et al.  A low-cost 300 MHz RISC CPU with attached media processor , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[21]  John W. Lockwood,et al.  Scalable IP lookup for Internet routers , 2003, IEEE J. Sel. Areas Commun..

[22]  D.H. Allen,et al.  A 0.2 /spl mu/m 1.8 V SOI 550 MHz 64 b PowerPC microprocesser with copper interconnects , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[23]  Steve Furber,et al.  ARM System Architecture , 1996 .

[24]  Atila Alvandpour,et al.  A 4.5-GHz 130-nm 32-KB L0 cache with a leakage-tolerant self reverse-bias bitline scheme , 2003 .

[25]  Huan Liu.  Routing Table Compaction in Ternary CAM , 2002, IEEE Micro.

[26]  L.T. Clark,et al.  A low-power 2.5-GHz 90-nm level 1 cache and memory management unit , 2005, IEEE Journal of Solid-State Circuits.

[27]  Atila Alvandpour,et al.  A 130-nm 6-GHz 256 /spl times/ 32 bit leakage-tolerant register file , 2002 .

[28]  S. Thompson.  MOS Scaling: Transistor Challenges for the 21st Century , 1998 .