Performance Comparison of VLV, ULV, and ECR Tests

It has been shown that Very-Low-Voltage and Minimum-Voltage tests can detect defects that escape tests applied at normal voltages. Energy Consumption Ratio test, a recently developed current-based test, has shown its ability to reduce the impact of process variations and detect various types of defects. These tests may be used as supplements to traditional tests to ensure high quality product. In this paper, Very-Low-Voltage, Ultra-Low-Voltage (a modified version of Minimum-Voltage), and Energy Consumption Ratio tests are applied as supplemental tests along with existing traditional tests to a biomedical IC product. The effectiveness and efficiency of these supplemental tests are evaluated and compared with some major traditional tests. The effectiveness analysis indicates that Ultra-Low-Voltage and Energy Consumption Ratio tests identified potentially defective devices from the good devices. The efficiency analysis shows that Energy Consumption Ratio test is much more efficient than Very-Low-Voltage, Ultra-Low-Voltage, and major traditional tests.

[1]  Edward J. McCluskey,et al.  MINVDD testing for weak CMOS ICs , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[2]  James F. Plusquellic,et al.  Identification of defective CMOS devices using correlation and regression analysis of frequency domain transient signal data , 1997, Proceedings International Test Conference 1997.

[3]  Bapiraju Vinnakota,et al.  Defect-oriented test scheduling , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Shyang-Tai Su,et al.  Transient power supply current testing of digital CMOS circuits , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[5]  Bapiraju Vinnakota,et al.  Process-tolerant test with energy consumption ratio , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[6]  Peter Janssen,et al.  Transient current testing of 0.25 /spl mu/m CMOS devices , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[7]  Robert C. Aitken,et al.  IDDQ and AC scan: the war against unmodelled defects , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[8]  Bapiraju Vinnakota,et al.  Statistical threshold formulation for dynamic Idd test , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Bapiraju Vinnakota,et al.  An analysis of the delay defect detection capability of the ECR test method , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[10]  Phil Nigh,et al.  Test method evaluation experiments and data , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[11]  Bapiraju Vinnakota,et al.  IC test using the energy consumption ratio , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Edward J. McCluskey,et al.  Experimental results for IDDQ and VLV testing , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[13]  Edward J. McCluskey,et al.  Testing for tunneling opens , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[14]  Wanli Jiang,et al.  Practical application of energy consumption ratio test , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[15]  Edward J. McCluskey,et al.  Very-low-voltage testing for weak CMOS logic ICs , 1993, Proceedings of IEEE International Test Conference - (ITC).

[16]  C.F. Hawkins,et al.  Charge based testing (CBT) of submicron CMOS SRAMs , 2000, Proceedings 2000 IEEE International Workshop on Defect Based Testing (Cat. No.PR00637).