Linearization technique using bipolar transistor at 5 GHz low noise amplifier

Abstract A CMOS low noise amplifier (LNA) used in wireless communication systems, such as WLAN and CDMA, must have low noise figure, high linearity, and sufficient gain. Several techniques have been proposed to improve the linearity of CMOS LNA circuits. The proposed low noise amplifier achieves high third-order input intercept point (IIP3) using multi-gated configuration technique, by using two transistors, the first is the main CMOS transistor, and the second is bipolar transistor in TSMC 0.18 m technology. Bipolar transistor is used to cancel the third-order component from MOS transistor to fulfill high linearity operation. This work is designed and fabricated in TSMC 0.18 m CMOS process. At 5 GHz, the proposed LNA achieves a measurement results as 16 dBm of IIP3, 10.5 dB of gain, 2.1 dB of noise figure, and 8 mW of power consumption.

[1]  Kwyro Lee,et al.  Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors , 2004, IEEE Journal of Solid-State Circuits.

[2]  L. Larson,et al.  Modified derivative superposition method for linearizing FET low-noise amplifiers , 2004, IEEE Transactions on Microwave Theory and Techniques.

[3]  Hongyi Chen,et al.  A Novel IP3 Boosting Technique Using Feedforward Distortion Cancellation Method for 5 GHz CMOS LNA , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[4]  Yongwang Ding,et al.  A +18dBm IIP3 LNA in 0.35μm CMOS , 2001 .

[5]  Hwann-Kaeo Chiou,et al.  Feed-Forward Correction Technique for a High Linearity WiMAX Differential Low Noise Amplifier , 2007, 2007 IEEE International Workshop on Radio-Frequency Integration Technology.

[6]  Ali M. Niknejad,et al.  A Highly Linear Broadband CMOS LNA Employing Noise and Distortion Cancellation , 2007, IEEE Journal of Solid-State Circuits.

[7]  Alan F. Murray,et al.  IEEE International Solid-State Circuits Conference , 2001 .

[8]  Lawrence E. Larson,et al.  Analysis of optimized input and output harmonic termination on the linearity of 5 GHz CMOS radio frequency amplifiers , 2003, Radio and Wireless Conference, 2003. RAWCON '03. Proceedings.

[9]  Gary Brown,et al.  Linearization of CMOS LNA's via optimum gate biasing , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[10]  Edgar Sánchez-Sinencio,et al.  A linearization technique for RF low noise amplifier , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[11]  E. Sánchez-Sinencio,et al.  A Highly Linear Low-Noise Amplifier , 2006, IEEE Transactions on Microwave Theory and Techniques.