Low overhead DFT using CDFG by modifying controller

A novel design-for-test (DFT) method that requires minor modifications to the controller in the register-transfer level (RTL) description of a circuit is presented. The control/data flow graph representation of an RTL circuit is used for analysing the testability of individual RTL operations within the RTL circuit. Using a non-scan arrangement, existing data paths are utilised to provide controllability and observability to RTL operations. Furthermore, additional data paths are introduced by altering the controller states or adding new transitions. This method considerably reduces the test application time by ignoring unnecessary control states in the test process. The proposed method is applied to behavioural and RTL benchmarks. The results show the effectiveness of this method when compared with some other DFT insertion methods.

[1]  Yiorgos Makris,et al.  Test requirement analysis for low cost hierarchical test path construction , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..

[2]  Miodrag Potkonjak,et al.  Optimizing designs using the addition of deflection operations , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Hideo Fujiwara,et al.  Test synthesis for datapaths using datapath-controller functions , 2003, 2003 Test Symposium.

[4]  Yiorgos Makris,et al.  Fast Hierarchical Test Path Construction for Circuits with DFT-Free Controller-Datapath Interface , 2002, J. Electron. Test..

[5]  Yiorgos Makris,et al.  DFT guidance through RTL test justification and propagation analysis , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[6]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[7]  Sujit Dey,et al.  Controller Resynthesis for Testability Enhancement of RTL Controller/Data Path Circuits , 1998, J. Electron. Test..

[8]  Miodrag Potkonjak,et al.  Nonscan design-for-testability techniques using RT-level design information , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Miodrag Potkonjak,et al.  A controller redesign technique to enhance testability of controller-data path circuits , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Srivaths Ravi,et al.  TAO: regular expression based high-level testability analysis and optimization , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  H. K. Lee,et al.  HOPE: an efficient parallel fault simulator , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[12]  Bruno Rouzeyre,et al.  A controller resynthesis based method for improving datapath testability , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[13]  Yiorgos Makris,et al.  Fast hierarchical test path construction for DFT-free controller-datapath circuits , 2000, Proceedings of the Ninth Asian Test Symposium.

[14]  Toshimitsu Masuzawa,et al.  Design for strong testability of RTL data paths to provide complete fault efficiency , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[15]  Yiorgos Makris,et al.  Efficient transparency extraction and utilization in hierarchical test , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[16]  Bashir M. Al-Hashimi,et al.  BIST hardware synthesis for RTL data paths based on testcompatibility classes , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Toshimitsu Masuzawa,et al.  A non-scan DFT method at register-transfer level to achieve complete fault efficiency , 2000, Proceedings - Design Automation Conference.

[18]  Janak H. Patel,et al.  A fault oriented partial scan design approach , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[19]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[20]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[21]  Niraj K. Jha,et al.  Design for hierarchical testability of RTL circuits obtained by behavioral synthesis , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Yiorgos Makris,et al.  RTL Test Justification and Propagation Analysis for Modular Designs , 1998, J. Electron. Test..