STAX: Statistical Crosstalk Target Set Compaction

This paper presents STAX, a crosstalk target set compaction framework to reduce the complexity of the crosstalk ATPG process by pruning non-fault-producing targets. In general, existing pruning techniques do not employ their processes in a cost-effective manner. Neither do they handle process variations properly. To address the first weakness, this paper presents a framework to determine a sequence of available analysis and pruning tool invocations to prune as many of the crosstalk targets as fast as possible. As a result, an initially enormous collection of crosstalk targets is usually reduced to a very small set of targets via a vectorless process. A statistical static timing analyzer is developed and embedded to address the second shortcoming of existing approaches. Experimental results on ISCAS'85 benchmark demonstrate that STAX greatly improves the runtime compared to other crosstalk target pruning methodologies, including ATPG, with no prior target set compaction

[1]  Shahin Nazarian,et al.  XIDEN: crosstalk target identification framework , 2002, Proceedings. International Test Conference.

[2]  Melvin A. Breuer,et al.  Analytic models for crosstalk delay and pulse analysis under non-ideal inputs , 1997, Proceedings International Test Conference 1997.

[3]  F. Joel Ferguson,et al.  Using temporal constraints for eliminating crosstalk candidates for design and test , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[4]  Vladimir Zolotov,et al.  Parameterized block-based statistical timing analysis with non-Gaussian parameters, nonlinear delay functions , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[5]  Shahin Nazarian,et al.  Efficient identification of crosstalk induced slowdown targets , 2004, 13th Asian Test Symposium.

[6]  Massoud Pedram,et al.  VITA: variation-aware interconnect timing analysis for symmetric and skewed sources of variation considering variational ramp input , 2005, GLSVLSI '05.

[7]  Hiroshi Takahashi,et al.  A method for reducing the target fault list of crosstalk faults in synchronous sequential circuits , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Vishwani D. Agrawal,et al.  Analog macromodeling of capacitive coupling faults in digital circuit interconnects , 2002, Proceedings. International Test Conference.

[9]  P. Yang,et al.  Multilevel metal capacitance models for CAD design synthesis systems , 1992, IEEE Electron Device Letters.

[10]  David Blaauw,et al.  Slope propagation in static timing analysis , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..