3-D Cross-Point Array Operation on ${\rm AlO}_{y}/{\rm HfO}_{x}$ -Based Vertical Resistive Switching Memory

A comprehensive array operation scheme for a multilayer stacked 3-D vertical resistive random access memory (RRAM) cross-point array architecture is developed. Based on the proposed READ/WRITE scheme, each memory cell in the 3-D array can be randomly accessed. The fabricated AlOy\HfOx-based bilayer vertical RRAM array with excellent device-to-device and layer-to-layer uniformity is applied to demonstrate the feasibility of the proposed operation scheme.

[1]  Shimeng Yu,et al.  HfOx based vertical resistive random access memory for cost-effective 3D cross-point architecture without cell selector , 2012, 2012 International Electron Devices Meeting.

[2]  Hyunsang Hwang,et al.  Novel cross-point resistive switching memory with self-formed schottky barrier , 2010, 2010 Symposium on VLSI Technology.

[3]  Dong Woo Kim,et al.  Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[4]  J.F. Kang,et al.  Oxide-based RRAM: Uniformity improvement using a new material-oriented methodology , 2006, 2009 Symposium on VLSI Technology.

[5]  Y. Y. Lin,et al.  Multi-layer sidewall WOX resistive memory suitable for 3D ReRAM , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[6]  H. Ahn,et al.  Realization of vertical resistive memory (VRRAM) using cost effective 3D process , 2011, 2011 International Electron Devices Meeting.

[7]  O. Richard,et al.  10×10nm2 Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation , 2011, 2011 International Electron Devices Meeting.

[8]  Shimeng Yu,et al.  Characterization of switching parameters and multilevel capability in HfOx/AlOx bi-layer RRAM devices , 2011, Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications.

[9]  Y. Iwata,et al.  Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices , 2006, 2009 Symposium on VLSI Technology.

[10]  Shimeng Yu,et al.  3D vertical RRAM - Scaling limit analysis and demonstration of 3D array operation , 2013, 2013 Symposium on VLSI Technology.

[11]  X. A. Tran,et al.  High performance unipolar AlOy/HfOx/Ni based RRAM compatible with Si diodes for 3D application , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[12]  Frederick T. Chen,et al.  Challenges and opportunities for HfOX based resistive random access memory , 2011, 2011 International Electron Devices Meeting.

[13]  X. Li,et al.  Highly compact 1T-1R architecture (4F2 footprint) involving fully CMOS compatible vertical GAA nano-pillar transistors and oxide-based RRAM cells exhibiting excellent NVM properties and ultra-low power operation , 2012, 2012 International Electron Devices Meeting.

[14]  Jiale Liang,et al.  Cross-Point Memory Array Without Cell Selectors—Device Characteristics and Data Storage Pattern Dependencies , 2010, IEEE Transactions on Electron Devices.