System Level Verification of Phase-Locked Loop using Metamorphic Relations

In this paper we build on Metamorphic Testing (MT), a verification technique which has been employed very successfully in the software domain. The core idea is to uncover bugs by relating consecutive executions of the program under test. Recently, MT has been applied successfully to the verification of Radio Frequency (RF) amplifiers at the system level as well. However, this is clearly not sufficient as the true complexity stems from Analog/Mixed-Signal (AMS) systems. In this paper, we go beyond pure analog systems, i.e. we expand MT to verify AMS systems. As a challenging AMS system, we consider an industrial PLL. We devise a set of eight generic Metamorphic Relations (MRs). Theses MRs allow to verify the PLL behavioral at the component level and at the system level. Therefore, we have created MRs considering analog-to-digital as well as digital-to-digital behavior. We found a critical bug in the industrial PLL which clearly demonstrates the quality and potential of MT for AMS verification.

[1]  Sergio Segura,et al.  A Survey on Metamorphic Testing , 2016, IEEE Transactions on Software Engineering.

[2]  Thilo Vörtler,et al.  Using Constraints for SystemC AMS Design and Verification , 2018 .

[3]  Dejan Nickovic,et al.  Monitoring properties of analog and mixed-signal circuits , 2012, International Journal on Software Tools for Technology Transfer.

[4]  G. Bois,et al.  Checking properties of PLL designs using run-time verification , 2007, 2007 Internatonal Conference on Microelectronics.

[5]  Rolf Drechsler,et al.  Testbench qualification for SystemC-AMS timed data flow models , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[6]  Floyd M. Gardner,et al.  Phaselock techniques , 1984, IEEE Transactions on Systems, Man, and Cybernetics.

[7]  Fundamentals of Phase Locked Loops ( PLLs ) , 2009 .

[8]  Franco Fummi,et al.  Reusing RTL Assertion Checkers for Verification of SystemC TLM Models , 2015, J. Electron. Test..

[9]  Scott Little,et al.  Realtime regular expressions for analog and mixed-signal assertions , 2011, 2011 Formal Methods in Computer-Aided Design (FMCAD).

[10]  Fraunhofer Iis,et al.  An Introduction to Modeling Embedded Analog/Mixed-Signal Systems using SystemC AMS Extensions , 2008 .

[11]  Jie Liu.  Metamorphic Testing and its Application on Hardware Fault-Tolerance , 2011 .

[12]  Rolf Drechsler,et al.  Data Flow Testing for SystemC-AMS Timed Data Flow Models , 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Steven B. Bibyk,et al.  Trusted verification test bench development for Phase-Locked Loop (PLL) hardware insertion , 2013, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS).

[14]  Rolf Drechsler,et al.  Functional Coverage-Driven Characterization of RF Amplifiers , 2019, 2019 Forum for Specification and Design Languages (FDL).

[15]  Christoph Grimm,et al.  Assertion-based verification of signal processing systems with affine arithmetic , 2012, Proceeding of the 2012 Forum on Specification and Design Languages.

[16]  Rolf Drechsler,et al.  System-Level Verification of Linear and Non-Linear Behaviors of RF Amplifiers using Metamorphic Relations , 2021, 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC).

[17]  Franco Fummi,et al.  Analog Models Manipulation for Effective Integration in Smart System Virtual Platforms , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.