A Novel Design for a Memristor-Based or Gate

This brief proposes a logic gate that performs a stateful or logic operation on memristor memory. The presented logic structure concurrently executes an or operation in the nanocrossbar architecture in a single step, which enables a fast logic operation and reduces the number of required memristors. The proposed circuit completes the in situ logic operation on the memristor memory, which alleviates the burden of the processor significantly. Through analysis and simulation, the feasibility of the or operation is demonstrated, and the parameter optimization is analyzed.

[1]  K. J. Kuhn,et al.  Considerations for Ultimate CMOS Scaling , 2012, IEEE Transactions on Electron Devices.

[2]  Georgios Ch. Sirakoulis,et al.  Memristor-based combinational circuits: A design methodology for encoders/decoders , 2014, Microelectron. J..

[3]  Xuejun Yang,et al.  Performing Stateful Logic on Memristor Memory , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  J. Joshua Yang,et al.  Progress in CMOS-memristor integration , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[5]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[6]  Georgios Ch. Sirakoulis,et al.  Boolean Logic Operations and Computing Circuits Based on Memristors , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Xiaoping Wang,et al.  A Novel Design for Memristor-Based Logic Switch and Crossbar Circuits , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Wei Wang,et al.  FPGA based on integration of memristors and CMOS devices , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[9]  Sung-Mo Kang,et al.  Reconfigurable Stateful nor Gate for Large-Scale Logic-Array Integrations , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Khaled N. Salama,et al.  Memristor-based memory: The sneak paths problem and solutions , 2013, Microelectron. J..

[11]  L. Chua.  Memristor-The missing circuit element , 1971 .

[12]  Garrett S. Rose,et al.  A Hybrid CMOS-Nano FPGA Based on Majority Logic: From Devices to Architecture , 2010 .

[13]  Uri C. Weiser,et al.  MAGIC—Memristor-Aided Logic , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Sung-Mo Kang,et al.  Field Programmable Stateful Logic Array , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  S. Kvatinsky,et al.  MRL — Memristor Ratioed Logic , 2012, 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications.

[16]  Jeyavijayan Rajendran,et al.  Leveraging Memristive Systems in the Construction of Digital Logic Circuits , 2012, Proceedings of the IEEE.

[17]  Uri C. Weiser,et al.  TEAM: ThrEshold Adaptive Memristor Model , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  D. B. Strukov,et al.  Programmable CMOS/Memristor Threshold Logic , 2013, IEEE Transactions on Nanotechnology.

[19]  E. Lehtonen,et al.  Applications and limitations of memristive implication logic , 2012, 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications.

[20]  Uri C. Weiser,et al.  Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  R. Stanley Williams,et al.  CMOS-like logic in defective, nanoscale crossbars , 2004 .