论文信息 - A 480 /spl mu/W 2 GHz ultra low power dual-modulus prescaler in 0.25 /spl mu/m standard CMOS

A 480 /spl mu/W 2 GHz ultra low power dual-modulus prescaler in 0.25 /spl mu/m standard CMOS

A dual modulus 128/129 prescaler is presented, consuming 480 /spl mu/W at a power supply voltage of 1.8 V and an input frequency of 2 GHz or 98 /spl mu/W at a power supply voltage of 1.5 V and an input frequency of 1 GHz. The prescaler was realized in Infineon 0.25 /spl mu/m standard CMOS process using single-phase clocked flipflops in the phase-switching prescaler architecture. The circuit was optimized for minimal power drain, maintaining a maximum operating frequency of at least 2 GHz. Measured maximal frequency of operation of the prescaler was 2.5 GHz. A co-integration of the prescaler with a voltage controlled LC-oscillator showed no detoriation of the -110 dBc/Hz phase-noise performance of the VCO at 100 kHz frequency offset, thus proving the practical use of the circuit for synthesizers.

Marc Tiebout

[1] Herbert Knapp,et al. A 3.8-mW 2.5-GHz dual-modulus prescaler in a 0.8 μm silicon bipolar production technology , 1998, ISLPED '98.

[2] Byungsoo Chang,et al. A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops , 1996 .

[3] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .

[4] W.A.M. Van Noije,et al. A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC) , 1999, IEEE J. Solid State Circuits.

[5] Jan Craninckx,et al. A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-/spl mu/m CMOS , 1996 .

[6] Qiuting Huang,et al. Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks , 1996 .