HiLeS-T: an ADL for early requirement verification of embedded systems

Verification of functional and non-functional requirements throughout the design process is a cost-effective solution when compared to a build-test validation process. By using a model based design process and by describing system behavior with a formal model, model checking becomes a viable solution to perform requirement verification at early stages of the design process. This paper presents how the HiLeS ADL can be used to express the behavior of the system with a Petri Net and how to use that representation to perform system verification. HiLeS is used as a intermediate stage of a model driven automated virtual prototype design framework, in which SysML is used for capturing requirements and system modeling.

[1]  Fernando Jiménez,et al.  HiLeS2: model driven embedded system virtual prototype generation , 2011, SpringSim.

[2]  Wolfgang Nebel,et al.  Towards an ESL Framework for Timing and Power Aware Rapid Prototyping of HW/SW Systems , 2010, FDL.

[3]  Hassan Gomaa,et al.  Modeling and Prototyping of Real-Time Embedded Software Architectural Designs with Colored Petri Nets , 2011 .

[4]  Gang Xu,et al.  Reachability Analysis of Real-Time Systems Using Time Petri Nets , 2000 .

[5]  Elvinia Riccobene,et al.  A model-driven design environment for embedded systems , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[6]  Wim Dehaene,et al.  A Model-Driven Development Process for Low Power SoC Using UML , 2005 .

[7]  C.J.H. Mann,et al.  A Practical Guide to SysML: The Systems Modeling Language , 2009 .

[9]  Greg J. Michaelson,et al.  Hume: A Domain-Specific Language for Real-Time Embedded Systems , 2003, GPCE.

[10]  Jos L. M. Vrancken,et al.  Model-Driven User Requirements Specification using SysML , 2008, J. Softw..

[11]  Marco A. Wehrmeister,et al.  DERAF: A High-Level Aspects Framework for Distributed Embedded Real-Time Systems Design , 2007, EA@AOSD.

[12]  F. Vernadat,et al.  The tool TINA – Construction of abstract state spaces for petri nets and time petri nets , 2004 .

[13]  Stephen A. Edwards,et al.  Design of embedded systems: formal models, validation, and synthesis , 1997, Proc. IEEE.

[14]  Patricia Bouyer,et al.  Timed Petri nets and timed automata: On the discriminating power of zeno sequences , 2006, Inf. Comput..

[15]  J. N. Martin.  Overview of the EIA 632 standard: processes for engineering a system , 1998, 17th DASC. AIAA/IEEE/SAE. Digital Avionics Systems Conference. Proceedings (Cat. No.98CH36267).

[16]  Daniel D. Gajski,et al.  Embedded System Design: Modeling, Synthesis and Verification , 2013 .

[17]  Ferhat Khendek,et al.  UML Profiles for Real-Time Systems and their Applications , 2006, J. Object Technol..

[18]  Raymond A. Paul,et al.  Verification Patterns for Rapid Embedded System Verification , 2003, Embedded Systems and Applications.