Mask Cost and Profitability in Photomask Manufacturing: An Empirical Analysis
暂无分享,去创建一个
[1] KA Thleen,et al. Building Theories from Case Study , 2007 .
[2] Jungchul Park,et al. RET masks for the final frontier of optical lithography , 2005, Photomask Japan.
[3] Gilbert Shelden,et al. Mask industry assessment: 2004 , 2004, SPIE Photomask Technology.
[4] B. S. Kasprowicz,et al. The interaction of mask manufacturability and alt PSM design parameters , 2005, Other Conferences.
[5] Paul B. Kantor,et al. Theoretical foundation for a learning rate budget , 1991 .
[6] Luk N. Van Wassenhove,et al. Behind the Learning Curve: Linking Learning Activities to Waste Reduction , 2000 .
[7] Artur Balasinski. Optimization of sub-100-nm designs for mask cost reduction , 2004 .
[8] Lawrence S. Melvin,et al. Anticipating and controlling mask costs within EDA physical design , 2003, Photomask Japan.
[9] W. Zangwill,et al. Toward a Theory of Continuous Improvement and the Learning Curve , 1998 .
[10] R. Leachman,et al. Integration of speed economics into decision-making for manufacturing management , 2007 .
[11] U. Reinhardt,et al. BREAK‐EVEN ANALYSIS FOR LOCKHEED'S TRI STAR: AN APPLICATION OF FINANCIAL THEORY , 1973 .
[12] Gang Xu,et al. A multi-objective floorplanner for shuttle mask optimization , 2004, SPIE Photomask Technology.
[13] W. Arden. The International Technology Roadmap for Semiconductors—Perspectives and challenges for the next 15 years , 2002 .
[14] K. Eisenhardt. Better Stories and Better Constructs: The Case for Rigor and Comparative Logic , 1991 .
[15] Shimon Levi,et al. An economic analysis for optimal distributed computing resources for mask synthesis and tape-out in production environment , 2005, Photomask Japan.
[16] Artur Balasinski. Multilayer and multiproduct masks: cost reduction methodology , 2006 .
[17] Armen Kroyan,et al. Resolution enhancement technology requirements for 65-nm node , 2003, SPIE Advanced Lithography.
[18] A. Balasinski. Multilayer and multiproduct masks: cost reduction methodology , 2006, IEEE Transactions on Semiconductor Manufacturing.
[19] Gilbert Shelden,et al. Mask industry assessment: 2005 , 2005, SPIE Photomask Technology.
[20] Andrew B. Kahng,et al. Subwavelength lithography and its potential impact on design and EDA , 1999, DAC '99.
[21] Kazuhisa Ogawa,et al. Lithography of choice for the 45-nm node: new medium, new wavelength, or new beam? , 2004, SPIE Advanced Lithography.
[22] George L.-T. Chiu,et al. High-numerical-aperture optical designs , 1997, IBM J. Res. Dev..
[23] Kurt R. Kimmel. Mask industry assessment: 2003 , 2003, SPIE Photomask Technology.
[24] W. J. Trybula. Next generation lithography-implications , 1997, Twenty First IEEE/CPMT International Electronics Manufacturing Technology Symposium Proceedings 1997 IEMT Symposium.
[25] C. Terwiesch,et al. Learning and process improvement during production ramp-up , 1998 .
[26] K. Eisenhardt. Building theories from case study research , 1989, STUDI ORGANIZZATIVI.
[27] Charles Weber. Yield learning and the sources of profitability in semiconductor manufacturing and process development , 2002, 13th Annual IEEE/SEMI Advanced Semiconductor Manufacturing Conference. Advancing the Science and Technology of Semiconductor Manufacturing. ASMC 2002 (Cat. No.02CH37259).
[28] Nishrin Kachwala,et al. Integrating RET and mask manufacturability in designs for local interconnect for sub-100-nm trenches , 2004, SPIE Photomask Technology.
[29] J. Whitney. Case Study Research , 1999 .
[30] G. G. Stokes. "J." , 1890, The New Yale Book of Quotations.
[31] G.E. Moore,et al. Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.
[32] Walter J. Trybula. A common base for mask cost of ownership , 2003, SPIE Photomask Technology.
[33] Travis Brist,et al. Integrating RET and mask manufacturability in memory designs for local interconnect for sub-100nm trenches , 2005, SPIE Advanced Lithography.
[34] Franklin M. Schellenberg. Adoption costs and hierarchy efficiency for 100 nm and beyond , 2002, SPIE Advanced Lithography.
[35] Artur Balasinski. Multi-layer masks: manufacturability considerations , 2005, Photomask Japan.
[36] Lawrence S. Melvin,et al. Model-based methodology for reducing OPC output pattern complexity , 2003, SPIE Photomask Technology.
[37] James P. Shiely,et al. OPC strategies to minimize mask cost and writing time , 2002, SPIE Photomask Technology.
[38] Shih-Ying Chen,et al. Effective placement of chips on a shuttle mask , 2003, Photomask Japan.
[39] C. Terwiesch,et al. The economics of yield-driven processes , 1999 .
[40] Charles M. Weber. Rapid learning in high velocity environments , 2003 .
[41] K. Rygler. Focus on mask yield for lower cost designs , 2004 .
[42] Jean Hartley,et al. Case study research , 2004 .
[43] Wen-Hao Cheng,et al. Patterning strategy for low-K1 lithography , 2004, Photomask Japan.