A Simple Data Transfer Technique Using Local Address for Networks-on-Chips

Networks-on-chips (NoCs) have been studied to connect a number of modules in a chip by introducing a network structure which is similar to that in parallel computers. Since embedded streaming applications usually generate predictable small-sized data traffic, the network structure can be customized to the target traffic. Accordingly, we develop a data transfer technique for simplifying routers for predictable small-sized communication in simple tile-based architectures. A data structure is split into single-flit packets, and a label is attached to each of them in order to route them independently. A label is transferred on dedicated wires beside data lines in a channel by taking advantage of relaxed pin count limitations of a channel. To reduce the wiring area for the label, the label is locally assigned according to a preanalysis of required communication pairs of nodes. Analysis results show that only a 3-bit local label is sufficient to route all data of evaluated streaming applications in the case of a 16-node 2D torus. The required amount of hardware for a router is reduced by 37 percent compared with that for a wormhole packet router with the same number of routing table entries

[1]  Anthony Skjellum,et al.  A High-Performance, Portable Implementation of the MPI Message Passing Interface Standard , 1996, Parallel Comput..

[2]  Paul Master.  The Age of Adaptive Computing Is Here , 2002, FPL.

[3]  Markus Weinhardt,et al.  PACT XPP—A Self-Reconfigurable Data Processing Architecture , 2003, The Journal of Supercomputing.

[4]  William J. Dally,et al.  Deadlock-Free Message Routing in Multiprocessor Interconnection Networks , 1987, IEEE Transactions on Computers.

[5]  Hideharu Amano,et al.  A Dynamically Adaptive Switching Fabric on a Multicontext Reconfigurable Device , 2003, FPL.

[6]  Lizy Kurian John,et al.  Scaling to the end of silicon with EDGE architectures , 2004, Computer.

[7]  Hideharu Amano,et al.  An I/O mechanism on a dynamically reconfigurable processor - which should be moved: data or configuration? , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[8]  Rabi N. Mahapatra,et al.  Interfacing cores with on-chip packet-switched networks , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[9]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[10]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[11]  Hideharu Amano,et al.  Stream applications on the dynamically reconfigurable processor , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[12]  Rudy Lauwereins,et al.  Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs , 2002, FPL.

[13]  Russell Tessier,et al.  An architecture and compiler for scalable on-chip communication , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[15]  Timothy Mark Pinkston,et al.  A methodology for designing efficient on-chip interconnects on well-behaved communication patterns , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..

[16]  José Duato,et al.  Deadlock-Free Dynamic Reconfiguration Schemes for Increased Network Dependability , 2003, IEEE Trans. Parallel Distributed Syst..

[17]  Hideharu Amano,et al.  Folded Fat H-Tree: An Interconnection Topology for Dynamically Reconfigurable Processor Array , 2004, EUC.

[18]  Hideharu Amano,et al.  Performance evaluation of deterministic routings, multicasts, and topologies on RHiNET-2 cluster , 2005, IEEE Transactions on Parallel and Distributed Systems.

[19]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[20]  Antonio Robles,et al.  Enforcing in-order packet delivery in system area networks with adaptive routing , 2005, J. Parallel Distributed Comput..

[21]  Frederick C. Furtek,et al.  Interconnecting Heterogeneous Nodes in an Adaptive Computing Machine , 2004, FPL.

[22]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[23]  Hideharu Amano,et al.  Black-Bus: a new data-transfer technique using local address on networks-on-chips , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[24]  D. K. Panda.  InfiniBand Architecture , 2001 .

[25]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).