A 0.16nJ/bit/iteration 3.38mm2 turbo decoder chip for WiMAX/LTE standards

This paper presents a turbo decoder chip design supporting distinct convolutional turbo code schemes in WiMAX and LTE systems. A contention-free vectorizable dual-standard interleaver is proposed to enhance the hardware utilization. Moreover, a warm-up free parallel MAP decoding is proposed to improve the throughput rate. The overall VLSI architecture of the proposed CTC decoder is presented for supporting the WiMAX/LTE systems. This chip fabricated in a core area of 3.38 mm2 by 90nm CMOS process is measured at 152 MHz with a power consumption of 148.1 mW and a throughput rate of 186.1 Mbps. This chip achieves a high area efficiency of 0.36 bit/mm2 and a low energy efficiency 0.16 nJ/bit/iteration.

[1]  An-Yeu Wu,et al.  Low-Power Memory-Reduced Traceback MAP Decoding for Double-Binary Convolutional Turbo Decoder , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Brian K. Classon,et al.  ARP and QPP Interleavers for LTE Turbo Coding , 2008, 2008 IEEE Wireless Communications and Networking Conference.

[3]  Ji-Hoon Kim,et al.  A 50Mbps double-binary turbo decoder for WiMAX based on bit-level extrinsic information exchange , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[4]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[5]  C. Berrou,et al.  Non-binary convolutional codes for turbo coding , 1999 .

[6]  Ji-Hoon Kim,et al.  Bit-Level Extrinsic Information Exchange Method for Double-Binary Turbo Codes , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  In-Cheol Park,et al.  A unified parallel radix-4 turbo decoder for mobile WiMAX and 3GPP-LTE , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[8]  An-Yeu Wu,et al.  Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Cheng-Chi Wong,et al.  A 188-size 2.1mm2 reconfigurable turbo decoder chip with parallel architecture for 3GPP LTE system , 2009, 2009 Symposium on VLSI Circuits.

[10]  Cheng-Hung Lin,et al.  High-throughput 12-mode CTC decoder for WiMAX standard , 2008, 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT).