Reduced-hardware digital filter design via joint quantization and multiple constant multiplication optimization
暂无分享,去创建一个
[1] Levent Aksoy,et al. Exact and Approximate Algorithms for the Optimization of Area and Delay in Multiple Constant Multiplications , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Ngai Wong,et al. Global optimization of common subexpressions for multiplierless synthesis of multiple constant multiplications , 2008, 2008 Asia and South Pacific Design Automation Conference.
[3] R.B. Lake,et al. Programs for digital signal processing , 1981, Proceedings of the IEEE.
[4] Markus Püschel,et al. Multiplierless multiple constant multiplication , 2007, TALG.
[5] Andrew G. Dempster,et al. Designing multiplier blocks with low logic depth , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).