A low‐cost solder‐bumped chip scale package ‐NuCSP

A new solder‐bumped flip chip land grid array (LGA) chip scale package (CSP) called NuCSP is presented in this paper. NuCSP is a minimized body size package with a rigid substrate (interposer). The design concept is to utilize the interposer to redistribute the very fine pitch peripheral pads on the solder‐bumped chip to much larger pitch area‐array pads on the printed circuit board (PCB). Using conventional PCB substrate manufacturing processes, NuCSP offers a very low‐cost package suitable for memory chips and low pin‐count application‐specific ICs (ASICs). Also, NuCSP is surface mount technology (SMT) compatible and can be joined to the PCB with a 6‐mil (0.15mm) thick 63wt %Sn‐37% Pb solder paste.

[1]  James Wilson Rose,et al.  Development of GE's plastic thin-zero outline package (TZOP) technology , 1995, 1995 Proceedings. 45th Electronic Components and Technology Conference.

[2]  Hiroshi Iwasaki.  CSTP (Chip Scale Thin Package) , 1995 .

[3]  J. Lau,et al.  Solder Joint Reliability of BGA, CSP, Flip Chip, and Fine Pitch SMT Assemblies , 1996 .

[4]  John H. Lau,et al.  Handbook Of Fine Pitch Surface Mount Technology , 1993 .

[5]  John H. Lau,et al.  Handbook Of Tape Automated Bonding , 1992 .

[6]  K. Kata,et al.  Simple-structure, generally applicable chip-scale package , 1995, 1995 Proceedings. 45th Electronic Components and Technology Conference.

[7]  P. Lall,et al.  Reliability characterization of the SLICC package , 1996, 1996 Proceedings 46th Electronic Components and Technology Conference.

[8]  T. Tachikawa,et al.  Chip scale package (CSP) "a lightly dressed LSI chip" , 1994, Proceedings of 16th IEEE/CPMT International Electronic Manufacturing Technology Symposium.

[9]  H. Nakayoshi,et al.  New type LOC adhesive tapes , 1994, 1994 Proceedings. 44th Electronic Components and Technology Conference.

[10]  Satoshi Tanigawa,et al.  The resin molded chip size package (MCSP) , 1995, Seventeenth IEEE/CPMT International Electronics Manufacturing Technology Symposium. 'Manufacturing Technologies - Present and Future'.

[11]  C. Chang,et al.  Effects of underfill encapsulant on the mechanical and electrical performance of a functional flip chip device , 1997, Proceedings. The First IEEE International Symposium on Polymeric Electronics Packaging, PEP '97 (Cat. No.97TH8268).

[12]  J.H. Lau,et al.  Electronics Packaging Technology Update: BGA, CSP, DCA, And Flip Chip , 1997, IEMT/IMC Symposium, 1st [Joint International Electronic Manufacturing Symposium and the International Microelectronics Conference].

[13]  Seong-Min Lee,et al.  Passivation cracking mechanism in high density memory devices assembled in SOJ packages adopting LOC die attach technique , 1995, 1995 Proceedings. 45th Electronic Components and Technology Conference.

[14]  J. H. Lau,et al.  Solder joint reliability of a low cost chip size package—NuCSP , 1998 .

[15]  Wataru Nakayama,et al.  Electronic Packaging: Design, Materials, Process, and Reliability , 1998 .

[16]  T. Chou,et al.  A low‐cost chip size package – NuCSP , 1998 .

[17]  T. Suzuki,et al.  Memory package with LOC structure using new adhesive material , 1994, 1994 Proceedings. 44th Electronic Components and Technology Conference.

[18]  John H. Lau,et al.  Chip on Board: Technologies for Multichip Modules , 1995 .

[19]  J. Lau,et al.  Thermal Stress and Strain in Microelectronics Packaging , 1993 .

[20]  R.N. Master,et al.  Ceramic mini-ball grid array package for high speed device , 1995, 1995 Proceedings. 45th Electronic Components and Technology Conference.