A 34ns 1Mb CMOS SRAM using triple poly

[1]  Yoichi Akasaka,et al.  A 4.5ns 256K CMOS SRAM with tri-level word line , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.