OFF-state degradation and correlated gate dielectric breakdown in high voltage drain extended transistors: A review

Abstract High voltage transistors exhibit unique degradation modes that cannot always be explained based on classical degradation mechanisms. In this paper, we use the specific example of OFF-state degradation in high voltage drain extended transistors to develop a generalized degradation model that can be extended to a wide range of device geometries (DeMOS, LDMOS, CMOS) and bias conditions (OFF-state, sub-threshold, ON-state). We show that hot carriers generated from impact ionization of leakage current components are responsible for OFF-state degradation by breaking interfacial and bulk Si O bonds. The resultant degradation is shown to be universal and the kinetics of Si O bond breaking is explained based on a bond-dispersion model. The generalized “bottom-up” model also explains the correlated gate dielectric breakdown and higher Weibull slopes at OFF-state conditions which are not anticipated based on classical hot carrier models. Our approach unifies hot carrier degradation results from various laboratories across the world within a common conceptual framework.

[1]  Dhanoop Varghese,et al.  A generalized, IB-independent, physical HCI lifetime projection methodology based on universality of hot-carrier degradation , 2010, 2010 IEEE International Reliability Physics Symposium.

[2]  D. Varghese,et al.  A comprehensive analysis of off-state stress in drain extended PMOS transistors: Theory and characterization of parametric degradation and dielectric failure , 2008, 2008 IEEE International Reliability Physics Symposium.

[3]  Sameer Pendharkar,et al.  Current status and future trends in silicon power devices , 2010, 2010 International Electron Devices Meeting.

[4]  W. Weber,et al.  Hot-carrier degradation monitoring in LDD n-MOSFETs using drain gated-diode measurements , 1991, European Solid-State Device Research Conference.

[5]  D. Varghese,et al.  Energy driven modeling of OFF-state and sub-threshold degradation in scaled NMOS transistors , 2014, 2014 IEEE International Reliability Physics Symposium.

[6]  B. Kaczer,et al.  Theory of Breakdown Position Determination by Voltage- and Current-Ratio Methods , 2008, IEEE Transactions on Electron Devices.

[7]  Y. Maneglia,et al.  Extraction of slow oxide trap concentration profiles in metal–oxide–semiconductor transistors using the charge pumping method , 1996 .

[8]  R. K. Smith,et al.  Monte Carlo simulation of the CHISEL flash memory cell , 2000 .

[9]  H. Shichijo,et al.  High-Voltage Drain Extended MOS Transistors for 0.18 um Logic CMOS Process , 2000, 30th European Solid-State Device Research Conference.

[10]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[11]  D. Varghese,et al.  A comprehensive model for PMOS NBTI degradation: Recent progress , 2007, Microelectron. Reliab..

[12]  Muhammad Ashraful Alam,et al.  A comprehensive model of PMOS NBTI degradation , 2005, Microelectron. Reliab..

[13]  Tanya Nigam,et al.  Impact of Transistor Level degradation on product reliability , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[14]  M. Rafik,et al.  28nm node bulk vs FDSOI reliability comparison , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[15]  H. Kufluoglu,et al.  A geometrical unification of the theories of NBTI and HCI time-exponents and its implications for ultra-scaled planar and surround-gate MOSFETs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[16]  S. Krishnan,et al.  Simulation and modeling of hot carrier degradation of cascoded NMOS transistors for power management applications , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[17]  S. Pendharkar.  Technology requirements for automotive electronics , 2005, 2005 IEEE Vehicle Power and Propulsion Conference.

[18]  J. Sune,et al.  New physics-based analytic approach to the thin-oxide breakdown statistics , 2001, IEEE Electron Device Letters.

[19]  A. Bravaix,et al.  The Energy-Driven Hot-Carrier Degradation Modes of nMOSFETs , 2007, IEEE Transactions on Device and Materials Reliability.

[20]  M.A. Alam,et al.  Hole energy dependent interface trap generation in MOSFET Si/SiO/sub 2/ interface , 2005, IEEE Electron Device Letters.

[21]  Guido Groeseneken,et al.  A consistent model for the thickness dependence of intrinsic breakdown in ultra-thin oxides , 1995, Proceedings of International Electron Devices Meeting.

[22]  Chenming Hu,et al.  Lucky-electron model of channel hot-electron injection in MOSFET'S , 1984, IEEE Transactions on Electron Devices.

[23]  T. Efland,et al.  7 to 30V state-of-art power device implementation in 0.25 /spl mu/m LBC7 BiCMOS-DMOS process technology , 2004, 2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs.

[24]  Wai Kin Chim,et al.  Extraction of metal-oxide-semiconductor field-effect-transistor interface state and trapped charge spatial distributions using a physics-based algorithm , 1997 .

[25]  G. Groeseneken,et al.  Consistent model for the hot-carrier degradation in n-channel and p-channel MOSFETs , 1988 .

[26]  N. Barton,et al.  Impact of transistor reliability on RF oscillator phase noise degradation , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[27]  Karl Hess,et al.  Simulation of Si-SiO/sub 2/ defect generation in CMOS chips: from atomistic structure to chip failure rates , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[28]  M.A. Alam,et al.  Multi-probe Two-Dimensional Mapping of Off-State Degradation in DeNMOS Transistors: How and Why Interface Damage Predicts Gate Dielectric Breakdown , 2007, 2007 IEEE International Electron Devices Meeting.

[29]  H. Shichijo,et al.  off-State Degradation in Drain-Extended NMOS Transistors: Interface Damage and Correlation to Dielectric Breakdown , 2007, IEEE Transactions on Electron Devices.

[30]  A. Gnudi,et al.  TCAD Simulation of Hot-Carrier and Thermal Degradation in STI-LDMOS Transistors , 2013, IEEE Transactions on Electron Devices.

[31]  Muhammad Ashraful Alam.  SILC as a Measure of Trap Generation and Predictor of in Ultrathin Oxides , 2002 .

[32]  Fernando Guarin,et al.  Role of E-E scattering in the enhancement of channel hot carrier degradation of deep-submicron NMOSFETs at high V/sub GS/ conditions , 2001 .

[33]  A.T. Krishnan,et al.  Analytic Extension of the Cell-Based Oxide Breakdown Model to Full Percolation and its Implications , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[34]  Muhammad A. Alam,et al.  SILC as a measure of trap generation and predictor of T/sub BD/ in ultrathin oxides , 2002 .

[35]  Taylor R. Efland,et al.  High-voltage drain extended MOS transistors for 0.18-/spl mu/m logic CMOS process , 2001 .

[36]  Chenming Hu,et al.  Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement , 1985, IEEE Journal of Solid-State Circuits.

[37]  M. Alam,et al.  on-State Hot Carrier Degradation in Drain-Extended NMOS Transistors , 2010, IEEE Transactions on Electron Devices.

[38]  D. Varghese,et al.  Multi-probe experimental and 'bottom-up' computational analysis of correlated defect generation in modern nanoscale transistors , 2009 .

[39]  R. Degraeve,et al.  Observation of hot-carrier-induced nFET gate-oxide breakdown in dynamically stressed CMOS circuits , 2002, Digest. International Electron Devices Meeting,.

[40]  E. Takeda,et al.  Role of hot-hole injection in hot-carrier effects and the small degraded channel region in MOSFET's , 1983, IEEE Electron Device Letters.

[41]  Zhijian Xie,et al.  High power silicon RF LDMOSFET technology for 2.1GHz power amplifier applications , 2003, ISPSD 2003.

[42]  D. Varghese,et al.  Towards a universal model for hot carrier degradation in DMOS transistors , 2010, 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[43]  C. Werner,et al.  Hot-electron and hole-emission effects in short n-channel MOSFET's , 1985, IEEE Transactions on Electron Devices.

[44]  E. Nowak,et al.  Off-state mode TDDB reliability for ultra-thin gate oxides: New methodology and the impact of oxide thickness scaling , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[45]  Yuhao Luo,et al.  Oxide reliability of drain engineered I/O NMOS from hot carrier injection , 2003, IEEE Electron Device Letters.