论文信息 - High-speed divide-by-4/5 counter for a dual-modulus prescaler

High-speed divide-by-4/5 counter for a dual-modulus prescaler

A new high-speed divide-by-4/5 counter is developed. Based on this divide-by-4/5 counter, a 3 V 2 M /spl sim/1.1 GHz dual-modulus divide-by-128/129 prescaler fabricated with 0.6 /spl mu/m CMOS technology is presented. Its maximum operating frequency of 1.11 GHz with power consumption of 19.2 mW has been measured at a 3 V supply voltage. In addition, for a power supply of 1.5 V, the circuit consumed 2.67 mW at a maximum input frequency of 520 MHz.

Shen-Iuan Liu | Ching-Yuan Yang | Guang-Kaai Dehng

[1] P. Larsson. High-speed architecture for a programmable frequency divider and a dual-modulus prescaler , 1996 .

[2] Byungsoo Chang,et al. A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops , 1996 .

[3] C. M. Lee,et al. High-speed compact circuits with CMOS , 1982 .

[4] C. Svensson,et al. Fast CMOS nonbinary divider and counter , 1993 .

[5] Qiuting Huang,et al. Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks , 1996 .

[6] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .

[7] H. Samueli,et al. A 700-MHz 24-b pipelined accumulator in 1.2- mu m CMOS for application as a numerically controlled oscillator , 1993 .