Study of parallelism between memory accesses for multi-banked cache architectures