Time Dynamics of the Down-Coupling Phenomenon in 3-D NAND Strings
暂无分享,去创建一个
[1] A. Lacaita,et al. Random Telegraph Noise in 3D NAND Flash Memories , 2021, Micromachines.
[2] Tahui Wang,et al. Investigation of Vth Distribution Tails of Ground-Select-Line Cells and Edge Dummy Cells in a 3-D NAND Flash Memory , 2021, IEEE Transactions on Electron Devices.
[3] A. Lacaita,et al. High-Density Solid-State Storage: A Long Path to Success , 2021, 2021 IEEE Latin America Electron Devices Conference (LAEDC).
[4] T. Ghilardi. 3D-NAND cell challenges to enable high density and high-Performance devices , 2021, IEEE Electron Devices Technology and Manufacturing Conference.
[5] Ali Khakifirooz,et al. A 1Tb 4b/Cell 144-Tier Floating-Gate 3D-NAND Flash Memory with 40MB/s Program Throughput and 13.8Gb/mm2 Bit Density , 2021, 2021 IEEE International Solid- State Circuits Conference (ISSCC).
[6] Sung-Wook Choi,et al. A 176-Stacked 512Gb 3b/Cell 3D-NAND Flash with 10.8Gb/mm2 Density with a Peripheral Circuit Under Cell Array Architecture , 2021, 2021 IEEE International Solid- State Circuits Conference (ISSCC).
[7] A. Goda. 3-D NAND Technology Achievements and Future Scaling Perspectives , 2020, IEEE Transactions on Electron Devices.
[8] Alessandro S. Spinelli,et al. Reliability of NAND Flash Arrays: A Review of What the 2-D–to–3-D Transition Meant , 2019, IEEE Transactions on Electron Devices.
[9] A. Lacaita,et al. Compact modeling of GIDL-assisted erase in 3-D NAND Flash strings , 2019, Journal of Computational Electronics.
[10] Mingxiang Wang,et al. TCAD Analysis of the Four-Terminal Poly-Si TFTs on Suppression Mechanisms of the DC and AC Hot-Carrier Degradation , 2019, IEEE Journal of the Electron Devices Society.
[11] D. Kwon,et al. Investigation of transient current characteristics with scaling-down poly-Si body thickness and grain size of 3D NAND flash memory , 2019, Solid-State Electronics.
[12] A. Goda,et al. Scaling Trends in NAND Flash , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).
[13] Y. S. Jeong,et al. Analysis of Natural Local Self-Boosting Effect due to Down-coupling Phenomenon in 3D NAND Flash Memory , 2018, Extended Abstracts of the 2018 International Conference on Solid State Devices and Materials.
[14] G. M. Paolucci,et al. Characterization and Modeling of Temperature Effects in 3-D NAND Flash Arrays—Part I: Polysilicon-Induced Variability , 2018, IEEE Transactions on Electron Devices.
[15] A. Lacaita,et al. Investigation and Compact Modeling of the Time Dynamics of the GIDL-Assisted Increase of the String Potential in 3-D NAND Flash Arrays , 2018, IEEE Transactions on Electron Devices.
[16] Jeong-Soo Lee,et al. Threshold voltage variation depending on single grain boundary and stored charges in an adjacent cell for vertical silicon–oxide–nitride–oxide–silicon NAND flash memory , 2018 .
[17] Niccolò Righetti,et al. 2D vs 3D NAND technology: Reliability benchmark , 2017, 2017 IEEE International Integrated Reliability Workshop (IIRW).
[18] Andrea L. Lacaita,et al. Reliability of NAND Flash Memories: Planar Cells and Emerging Issues in 3D Devices , 2017, Comput..
[19] Andrea L. Lacaita,et al. Reviewing the Evolution of the NAND Flash Technology , 2017, Proceedings of the IEEE.
[20] Myounggon Kang,et al. Down-Coupling Phenomenon of Floating Channel in 3D NAND Flash Memory , 2016, IEEE Electron Device Letters.
[21] Andrea L. Lacaita,et al. Revisiting Charge Trapping/Detrapping in Flash Memories From a Discrete and Statistical Standpoint—Part I: \(V_{T}\) Instabilities , 2014, IEEE Transactions on Electron Devices.
[22] Andrea L. Lacaita,et al. Revisiting Charge Trapping/Detrapping in Flash Memories From a Discrete and Statistical Standpoint—Part II: On-Field Operation and Distributed-Cycling Effects , 2014, IEEE Transactions on Electron Devices.
[23] T. Chow,et al. An Analytical Model for the Transfer Characteristics of a Polycrystalline Silicon Thin-Film Transistor With a Double Exponential Grain-Boundary Trap-State Energy Dispersion , 2009, IEEE Electron Device Letters.
[24] G. Fortunato,et al. Role of field enhanced mechanisms and impact ionization on the threshold voltage of short channel polycrystalline silicon thin film transistors , 2008 .
[25] Y. Iwata,et al. Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory , 2007, 2007 IEEE International Electron Devices Meeting.
[26] G. Kamarinos,et al. Determination of interface and bulk traps in the subthreshold region of polycrystalline silicon thin-film transistors , 2003 .
[27] Jean Brini,et al. Low-frequency noise spectroscopy of polycrystalline silicon thin-film transistors , 1999 .
[28] J. Kanicki,et al. Two-Dimensional Numerical Simulation of Solid-Phase-Crystallized Polysilicon Thin-Film Transistor Characteristics , 1999 .
[29] L. Colalongo,et al. Analysis of electrical characteristics of polycrystalline silicon thin-film transistors under static and dynamic conditions , 1997 .
[30] L. Colalongo,et al. Numerical analysis of poly-TFTs under off conditions , 1997 .
[31] Michael S. Shur,et al. Threshold voltage, field effect mobility, and gate-to-channel capacitance in polysilicon TFTs , 1996 .
[32] J. Shaw,et al. Numerical Simulations of Amorphous and Polycrystalline Silicon Thin-Film Transistors , 1990 .
[33] Guglielmo Fortunato,et al. Model for the above-threshold characteristics and threshold voltage in polycrystalline silicon transistors , 1990 .
[34] G. Iafrate,et al. Quantum correction to the equation of state of an electron gas in a semiconductor. , 1989, Physical review. B, Condensed matter.
[35] G. Fortunato,et al. Determination of gap state density in polycrystalline silicon by field‐effect conductance , 1986 .
[36] Chih-Yuan Lu,et al. Polycrystalline-silicon channel trap induced transient read instability in a 3D NAND flash cell string , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).